By Topic

Consumer Electronics, IEEE Transactions on

Issue 3 • Date Aug. 2005

Filter Results

Displaying Results 1 - 25 of 50
  • IEEE Transactions on Consumer Electronics - Cover

    Publication Year: 2005 , Page(s): 0_1
    Save to Project icon | Request Permissions | PDF file iconPDF (363 KB)  
    Full text access may be available. Click article title to sign in or learn about subscription options.
  • IEEE Consumer Electronics Society

    Publication Year: 2005 , Page(s): 0_2
    Save to Project icon | Request Permissions | PDF file iconPDF (102 KB)  
    Freely Available from IEEE
  • IEEE Consumer Electronics Society Administrative Committee

    Publication Year: 2005 , Page(s): i
    Save to Project icon | Request Permissions | PDF file iconPDF (46 KB)  
    Full text access may be available. Click article title to sign in or learn about subscription options.
  • IEEE Consumer Electronics Society Officers and Committee Chairs

    Publication Year: 2005 , Page(s): ii
    Save to Project icon | Request Permissions | PDF file iconPDF (28 KB)  
    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design of a color card printer robot

    Publication Year: 2005 , Page(s): 739 - 746
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (502 KB) |  | HTML iconHTML  

    This paper presents the development of color card printer robot. The color card printer robot utilizes dye-sublimation/resin thermal transfer printing technology to achieve its direct-to-card photo-quality output. The design includes the printer robot mechanisms, control circuits system, control firmware, communication interface, and color image processing algorithms. The card used here is a standard CR-80 PVC card with a size of 54 mm × 86 mm and the printing resolution is 300 dpi. The control circuits system is based on a digital signal processor (DSP) and a FPGA, which is a programmable logic device to contain embedded arrays, offering up to 100,000 gates. The digital logic modules implemented in FPGA include DRAM access module, data and I/O control module, communication control unit, LCD display module, keypad, sensors module, thermal printing head (TPH) control module, and motors control module. The specifications of the color card printer robot are also listed. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Automated sorting of consumer image collections using face and peripheral region image classifiers

    Publication Year: 2005 , Page(s): 747 - 754
    Cited by:  Papers (8)  |  Patents (22)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (595 KB) |  | HTML iconHTML  

    An evaluation of techniques and recognition technologies for use in an automatic cataloging tool for consumer image collections is presented. A working implementation of an automatic cataloging tool and user search tools are described. Techniques for combining multiple classifiers derived from face and peripheral regions are discussed. Practical aspects of the requirements for a working in-camera solution are also discussed. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Reduction of dynamic false contour in plasma display panel by using additional chessboard pattern

    Publication Year: 2005 , Page(s): 755 - 758
    Cited by:  Papers (2)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (1182 KB) |  | HTML iconHTML  

    In this study, a method for reducing the dynamic-false contour (DFC) in POP is proposed. First, the moving pixel distortion (MPD) values are calculated for the whole image. Then, the image is divided to the fixed square blocks and the mean MPD value of the blocks is calculated, and the chessboard pattern is added to the blocks to be processed. The pattern strength is modified according to the mean MPD value of each block. The pattern strength is limited and the patterns for odd and even frame are made to be opposite with each other to lessen the visibility of image modulation. The chessboard pattern is effective for scattering DFC and changing DFC strength, causing the DFC visibility to be greatly reduced. The newly proposed method is independent of the motion and does not require expensive calculation. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design of space-time-frequency transmitter diversity scheme for TDS-OFDM system

    Publication Year: 2005 , Page(s): 759 - 764
    Cited by:  Papers (9)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (317 KB) |  | HTML iconHTML  

    To improve the performance of the time domain synchronous -orthogonal frequency division multiplexing (TDS-OFDM) system, an efficient space-time-frequency coding scheme is proposed. The block coding is employed in both time and frequency dimensions simultaneously and proved to be a quasi-orthogonal design. The performance improvement of TDS-OFDM system with this method is theoretically analyzed and computer simulated, showing its superior performance in the presence of both time and frequency selective environments. Comparing to the pure space-time or space-frequency coding scheme with straightforward implementations, the proposed implementation scheme reduces the computational load by about 70% in TDS-OFDM system. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Closed-loop space time block coding techniques for OFDM broadband wireless access systems

    Publication Year: 2005 , Page(s): 765 - 769
    Cited by:  Papers (14)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (189 KB) |  | HTML iconHTML  

    We propose a closed loop space time block coding technique using four antennae at the transmitter for the enhancement of link layer performance of orthogonal frequency division multiplexing (OFDM) based broadband wireless access systems such as wireless local area networks (WLANs) and wireless metropolitan area networks (WMANs). Since full code rate and complex valued space-time block codes (STBCs) do not exist for more than two transmit antennae, we propose two feedback based STBC schemes. In the first scheme, phases of certain symbols in each sub carrier are rotated according to the feedback from the receiver. In the second scheme, best two out of four antennae are activated for transmission based on the associated channel gains in each subcarrier. In both schemes, the channel perceived at the receiver becomes orthogonal and the transmit diversity gain is maximized. One of the major challenges associated with the closed loop STBC schemes in OFDM systems as compared to CDMA systems is the requirement for extensive channel state information feedback as channel orthogonalization is performed in each subcarrier. However, by exploiting the feedback correlation among subcarriers, we have proposed a group based quantization technique to reduce feedback overhead significantly, making this scheme very attractive to broadband wireless access systems. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Channel optimized predistortion for self-heterodyne DCT-based OFDM systems

    Publication Year: 2005 , Page(s): 770 - 775
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (282 KB) |  | HTML iconHTML  

    This paper presents a novel technique to compensate intermodulation distortion of a self-heterodyne direct conversion OFDM system in multipath propagation environments. A self-heterodyne direct conversion system has an advantage that simple receivers can he built that are completely immune to any phase noise or frequency offset. This system, however, has a disadvantage that the nonlinear detector at the receiver of the self-heterodyne direct conversion system gives rise to intermodulation distortion. In this study, channel estimation is performed using a training sequence and then the predistortion coefficients with regard to estimated channel parameters are derived to compensate the receiver nonlinearity. Transmit power allocation technique is employed to overcome multipath fading channels as well. Computer simulation demonstrates that the proposed approach improves BER performance of the self-heterodyne direct conversion system in a multipath fading channel. This scheme gives advantage to multi-carrier systems, such as OFDM, that are much more sensitive to frequency and phase error than single-carrier systems. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • PAPR reduction of the low complexity phase weighting method in OFDM communication system

    Publication Year: 2005 , Page(s): 776 - 782
    Cited by:  Papers (19)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (234 KB) |  | HTML iconHTML  

    Orthogonal frequency division multiplexing (OFDM) has been used in many communication systems. However, the major drawback of OFDM system is high peak-to-average-power ratio (PAPR). In this paper, we introduce low complexity phase weighting method to reduce PAPR of OFDM signals. Proposed method is derived from property of discrete Fourier transform (DFT) of periodical sequences. PAPR can be reduced efficiently by phase weighting method with low complexity. The simulation results show the same PAPR reduction efficiency of proposed method in comparison with partial transmit sequence (PTS) or sub-block phase weighting (SPW). The proposed technique can reduce 2.15 dB of PAPR with two phase-factors and 3.95 dB of PAPR with four phase-factors. The analysis on complexity presents remarkable improvement of low complexity phase weighting method. Proposed method odd case can save 75% and 87.5% number of multiplications of PTS method and SPW method separately. The other case of proposed method, even case, can save near 60% number of additions of PTS and over 70% of SPW. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Low-complexity joint synchronization of symbol timing and carrier frequency for OFDM systems

    Publication Year: 2005 , Page(s): 783 - 789
    Cited by:  Papers (10)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (207 KB) |  | HTML iconHTML  

    Timing synchronization for guard-interval-based (GIB) orthogonal frequency multiplexing (OFDM) systems requires a correlator to correlate the last Ng (length of the guard interval) samples of the received OFDM symbol with their copies ahead. The straightforward implementation of this correlator results in the need to perform Ng complex additions for each correlator output. In this paper, we present an improved synchronization algorithm for the coarse joint estimation of symbol timing and carrier frequency offset. With the proposed algorithm, the coarse estimator can be implemented with extremely low hardware complexity by replacing the conventional correlator with a l-order low pass filter. Only one complex addition is needed for each output. The probability for frequency offset estimation error is analyzed for ideal channel. Simulation results show that it works reliably over both AWGN and multipath fading channels. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • On channel estimation and equalization in TDS-OFDM based terrestrial HDTV broadcasting system

    Publication Year: 2005 , Page(s): 790 - 797
    Cited by:  Papers (41)  |  Patents (6)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (392 KB) |  | HTML iconHTML  

    In TDS-OFDM (time-domain synchronous orthogonal frequency division multiplexing) systems, pseudonoise (PN) sequences rather than cyclic prefixes are inserted as guard interval, between consecutive inverse discrete Fourier transformed (IDFT) symbol blocks. Since the PN sequences can also be used as training symbols, such system can provide higher spectrum efficiency. However, due to non-cyclic property of the signal, the simple channel estimation and equalization techniques for conventional cyclic prefixed OFDM (CP-OFDM) can not be applied to TDS-OFDM. In this paper, we propose a channel estimation and equalization method for TDS-OFDM. Channel estimation depends on time domain correlation and iterative interference cancellation techniques, while equalization is based on tail cancellation and cyclic restoration algorithm (TCCR). It is shown that our proposed method can provide satisfactory performance in TDS-OFDM based terrestrial high-definition television (HDTV) broadcasting system. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A low clock frequency FFT core implementation for multiband full-rate ultra-wideband (UWB) receivers

    Publication Year: 2005 , Page(s): 798 - 802
    Cited by:  Papers (3)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (138 KB) |  | HTML iconHTML  

    This paper discusses the design, implementation and synthesis of an FFT module that has been specifically optimized for use in the OFDM based multiband UWB system, although the work is generally applicable to many other OFDM based receiver systems. Previous work has detailed the requirements for the receiver FFT module within the multiband UWB ODFM based system and this paper draws on those requirements coupled with modern digital architecture principles and low power design criteria to converge on our optimized solution particularly aimed at a low-clock rate implementation. The FFT design obtained in this paper is also applicable for implementation of the transmitter IFFT module therefore only needing one FFT module in the device for half-duplex operation. The results from this paper enable the baseband designers of the 200 Mbit/sec variant of multiband UWB systems (and indeed other OFDM based receivers) using system-on-chip (SoC), FPGA and ASIC technology to create cost effective and low power consumer electronics product solutions biased toward the very competitive market. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Adaptive sparse equalizer robust to fast fading and long delay spread for ATSC DTV

    Publication Year: 2005 , Page(s): 803 - 808
    Cited by:  Papers (1)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (227 KB) |  | HTML iconHTML  

    An equalization algorithm is proposed to guarantee a stable performance in fast fading channels for the advanced television system committee (ATSC) digital television (DTV) systems, in channels with high Doppler shifts, the conventional equalizer shows severe performance degradation. The conventional equalizer with long filter taps to overcome long delay profiles is not suitable for fast fading channels. The proposed sparse equalization algorithm is robust to the multipaths with long delay profiles as well as fast fading by utilizing channel estimation and an equalizer initialization. Fast fading channels with high Doppler shifts can be compensated with an adaptive tap selection technique as well as variable step-sizes. Under the ATSC test channels, the proposed algorithm is analyzed and compared with the conventional equalizer. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A new packet loss model of the IEEE 802.11g wireless network for multimedia communications

    Publication Year: 2005 , Page(s): 809 - 814
    Cited by:  Papers (14)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (422 KB) |  | HTML iconHTML  

    A wireless indoor network model coping with packet loss and packet arrival is proposed. This novel model is compared to the well known Gilberi-Elliott (GE) model. The proposed model is shown to be more accurate than GE in a particular but very representative IEEE 802.11g scenario. The proposed model has two parameters: one is a function of the source packet rate; and the other is almost constant. The extensive usage of the GE model in data communications is due to its simplicity. Likewise, it is expected a similar adoption of our model for wireless multimedia packet communications, since it was conceived based on traffic with multimedia features. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • VoIP services with embedded CAC over cable modem systems

    Publication Year: 2005 , Page(s): 815 - 823
    Cited by:  Papers (4)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (307 KB) |  | HTML iconHTML  

    VoIP (voice over Internet protocol) technology has rapidly been growing up recently, which transmits voice packets by using the user datagram protocol (UDP). VoIP quality is difficult to expect because it is hard to predict the influence of packet delay, packet lose, packet error, etc. This paper proposes an embedded call admission control (CAC) mechanism by applying real-time transfer protocol (RTP) and the real-time control protocol (RTCP) for VoIP services over hybrid fiber/coaxial (HFC) networks. The proposed CAC mechanism is evaluated by the impact of the various traffic load in cable modem termination system (CMTS), which estimates how VoIP quality satisfies the user's requirements under different constrains on cable networks. We discuss VoIP CAC mechanism for the upstream channel according to the data over cable service interface specifications (DOCSIS) version 1.1 and particularly consider G.723.1 voice packets at the transmission rate of 6.3 kbps. The performance measurement of the proposed embedded CAC mechanism is obtained by simulation experiments under various network constrains, which includes throughput, packet dropping ratio and call blocking ratio. Obviously this paper provides an efficiency and fast method for CMTS to decide how many calls can be accepted. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Integrated residential gateway: easy IA management with P2P community using RFID

    Publication Year: 2005 , Page(s): 824 - 830
    Cited by:  Papers (1)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (223 KB) |  | HTML iconHTML  

    Ubiquitous network connectivity and enhanced home-appliance technologies are leading to an evolution in advanced consumer electronics equipment, called the residential gateway (RG). This paper proposes an IPv6-enabled platform-independent Integrated residential gateway (IRG) skeleton that integrates a novel P2P solution based on IPv6 networks. For network equipment to exchange information and gain benefits, this approach combines the current RFID, RG IA management, native IPv6 DNS and the blog community. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A digital HDTV receiver with home networking function and digital content storage

    Publication Year: 2005 , Page(s): 831 - 835
    Cited by:  Papers (5)  |  Patents (1)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (164 KB) |  | HTML iconHTML  

    We have developed a network content sharing feature on a digital television receiver, where digital contents are shared and transferred with either NBT/SMB or UPnP/HTTP on the home network. Some of the trick play mode can be performed on either protocol. Copyright protection of the digital contents is performed by either local content protection technology or DTCP-IP. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An energy-efficient sensor routing scheme for home automation networks

    Publication Year: 2005 , Page(s): 836 - 839
    Cited by:  Papers (16)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (342 KB) |  | HTML iconHTML  

    In the emerging ubiquitous home, sensors are placed everywhere in the house and collect various physical data such as temperature, humidity, and light to provide information to consumer electronics devices. The devices are then automatically activated if necessary. For example, the ventilator works when the air is foul and the heating system performs according to the weather and the existence of people in the house. Because sensors have limited battery power, energy-efficient routing is important. In this paper, we present a new sensor routing scheme that provides energy-efficient data delivery from sensors to the home base station. The proposed scheme divides the home area into sectors and locates a manager node to each sector. The manager node receives collected data from sensors and delivers the data to the base station through the shortest path of the 2-dimensional (x, y) coordinates. Performance results show that the proposed scheme reduces energy consumption significantly compared with conventional sensor routing schemes. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A QoS-aware residential gateway with bandwidth management

    Publication Year: 2005 , Page(s): 840 - 848
    Cited by:  Papers (13)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (822 KB) |  | HTML iconHTML  

    The residential gateway (RG) is the core device of the digital home network. The RG translates communication protocols, coordinates information sharing and serves as a gateway to external networks for integrated multimedia entertainment, on-line services, home security, home automation, information exchange and data storage. Modern home network applications especially for real-time are demanding guaranteed quality of service (QoS) for bounded network bandwidth resources. In order to initiate a DiffServ-QoS (differentiated services-QoS) bandwidth management mechanism during network congestion, this paper proposes a QRG (QoS-aware residential gateway) with both real-time traffic monitoring, DiffServ-QoS and CBQ bandwidth management. Firstly, QRG classifies traffic flow into separate types, with specialized treatment per traffic type to optimize compliance with user-specified priorities. Applications with higher priority get the right to deliver first. Additionally, QRG with built-in traffic control function adopts class based queuing (CBQ) as DiffServ-QoS bandwidth/traffic management for optimized use of bounded network resources. QRG is experimentally implemented on a Linux platform. High-end application is simulated by hosting QRG in a general-purpose PC, while minimum-cost modular application is simulated by hosting QRG in a light-weight low-power ARM920T embedded system. Results show that in both implementations, QRG successfully performs DiffServ-QoS and CBQ bandwidth management functions so that good quality of service and video performance are maintained during network congestion. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design and implementation of the integration applications for a portable MP3 player with a Bluetooth hand-free/set

    Publication Year: 2005 , Page(s): 849 - 855
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (319 KB) |  | HTML iconHTML  

    Considering the demand for a wireless connection to a portable MP3 player, we propose an integration design of a MP3 player with a Bluetooth hand-free/set. The Bluetooth module serves as the wireless channels between the MP3 player and the wireless headphone, the wireless microphone and recording memory cards, the FM receiver, and the cellular phone. Audio switches in our design are used to facilitate the corresponding audio paths. We have chosen a highly integrated chip set to fulfill the required functions, resulting in less power consumption, and in an extension of the recharge cycle, in this integration design, we use a simple operational amplifier with a negative feedback circuit to suppress the common mode noise resulting from high frequency signal coupling between the audio paths. Overall, our prototype design has already demonstrated good sound quality for a wireless MP3 player. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Disc defect classification for optical disc drives

    Publication Year: 2005 , Page(s): 856 - 863
    Cited by:  Papers (2)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (488 KB) |  | HTML iconHTML  

    Optical disc drives are subject to various disturbances and faults. A special type of fault is the so-called disc defect. In this paper we present an approach for disc defect classification. It is based on hierarchical clustering of measured signals that are affected by disc defects. The time-series are mapped into a feature space after which the feature vectors are clustered in a hierarchical fashion. Finally, signals are fitted onto the clusters to obtain single representations for each fault class. The resulting class descriptions can then be used for (on-line) classification of new disc defects. The approach is evaluated by applying it to a set of test data. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Turbo decoding for a new DVD recording system

    Publication Year: 2005 , Page(s): 864 - 871
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (236 KB) |  | HTML iconHTML  

    The modulation code used in a digital versatile disc (DVD) recording system is referred to as the EFMPlus code with a rate of 8/16. We present a new time-varying maximum transition run (TMTR) code for DVD recording systems, which has a rate 8/11 higher than the EFMPlus code and a lower power spectral density (PSD) at low frequencies. Computer simulations indicate that the proposed TMTR code outperforms the EFMPlus code when applied to a partial response optical recording channel. The turbo (iterative) decoding for the TMTR-coded partial response optical recording channel is also investigated, in which the TMTR-coded partial response channel is viewed as the inner code and two parallel concatenated convolutional codes (PCCC's) as the outer code. The error performance of the proposed coding scheme is investigated and compared with the conventional coding scheme, in which both the TMTR code and partial response channel are decoded or detected independently. Simulation results reveal that a coding gain of more than 3 dB can be achieved over the conventional coding scheme. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design of the (248,216) Reed-Solomon decoder with erasure correction for Blu-ray disc

    Publication Year: 2005 , Page(s): 872 - 878
    Cited by:  Papers (4)
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (188 KB) |  | HTML iconHTML  

    This paper presents an efficient VLSI architecture of the (248, 216) Reed-Solomon decoder with erasure correction capability for Blu-ray disc (BD). The proposed architecture is designed with four-stage pipelines: the syndrome and erasure location polynomials calculation, the errata location polynomial calculation, the errata evaluation polynomial calculation, and the Chien search and errata value evaluation. Each stage is carefully balanced to maximize the throughput of the pipeline for BD applications. To solve the key equation, the Berlekamp-Massey algorithm is transformed into a symbol-serial structure and the fully utilized VLSI architecture, maintaining the maximum decoding performance, is proposed. Therefore, the proposed architecture maximizes the throughputs requiring less hardware resources. The gate counts for the proposed RS decoder is 74K using the Hynix 0.35 μm standard cell library and the maximum throughput is 700 Mbps at 100 MHz, which is fast enough for 16× BD applications. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.

Aims & Scope

The main focus for the IEEE Transactions on Consumer Electronics is the engineering and research aspects of the theory, design, construction, manufacture or end use of mass market electronics, systems, software and services for consumers.

 

Full Aims & Scope

Meet Our Editors

Editor-in-Chief
R. Simon Sherratt, IEEE Fellow
Professor of Consumer Electronics
School of Systems Engineering
The University of Reading
Reading, Berkshire RG6 6AY  U.K.
r.s.sherratt@reading.ac.uk; sherratt@ieee.org
Phone:+44 (0) 118 3788588