Issue 4 • Date Apr 1991
Filter Results
-
-
-
DARSI:
RC data reduction [VLSI simulation]
|
PDF (692 KB)
-
-
A tool for hierarchical test generation
|
PDF (544 KB)
-
-
-
Is redundancy necessary to reduce delay?
|
PDF (972 KB)
-
-
-
-
Efficient simulation of MOS circuits
|
PDF (428 KB)
-
-
-
-
Aims & Scope
Contains articles on methods, algorithms, and human-machine interfaces for physical and logical design, including: planning, synthesis, partitioning, modeling, simulation, layout, verification, testing, and documentation of integrated-circuit and systems designs of all complexities.
Meet Our Editors
Editor-in-Chief
Sachin Sapatnekar
University of Minnesota
Dept. of Electrical and Computer Engineering
4-174 Keller Hall, 200 Union Street SE
Minneapolis, MN 55455 55455 USA
sachin@umn.edu


