By Topic

IEEE Journal of Solid-State Circuits

Issue 4 • Date Aug. 1977

Filter Results

Displaying Results 1 - 24 of 24
  • [Inside front cover - August 1977]

    Publication Year: 1977, Page(s): f2
    Request permission for commercial reuse | PDF file iconPDF (89 KB)
    Freely Available from IEEE
  • Table of contents (August 1977)

    Publication Year: 1977, Page(s): 333
    Request permission for commercial reuse | PDF file iconPDF (73 KB)
    Freely Available from IEEE
  • Foreword: Special Issue on Semiconductor Materials and Processing Technology

    Publication Year: 1977, Page(s): 334
    Request permission for commercial reuse | PDF file iconPDF (139 KB)
    Freely Available from IEEE
  • A new multiplexed electrode-per-bit structure for a 64-kbit charge-coupled-device memory

    Publication Year: 1977, Page(s):335 - 343
    Cited by:  Papers (3)  |  Patents (4)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1178 KB)

    An advanced form of the multiplexed electrode-per-bit (ME/B) structure is described for CCD memory applications. In the new structure, a merging serial register is combined with an ME/B array to make a practical and flexible CCD array. The resulting structure is called the merging ME/B (M/SUP 2/E/B). An n-channel two-level polysilicon-gate structure with ion-implanted barriers and offset CCD clock... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • C/sup 2/L: A new high-speed high-density bulk CMOS technology

    Publication Year: 1977, Page(s):344 - 349
    Cited by:  Papers (10)  |  Patents (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (908 KB)

    C/SUP 2/L, or closed COS/MOS logic, is a new structural approach to high-speed bulk-silicon COS/MOS logic. C/SUP 2/L is a self-aligned silicon-gate CMOS technology where the gate completely surrounds the drain. The use of such geometry maximises the transconductance to capacitance ratio for devices and thus allows high on-chip speed. The CDP 1802 single-chip 8-bit microprocessor, as well as severa... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Effects of the diffused impurity profile on the DC characteristics of VMOS and DMOS devices

    Publication Year: 1977, Page(s):356 - 362
    Cited by:  Papers (9)  |  Patents (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (718 KB)

    Double-diffused MOS (DMOS) and V-groove MOS (VMOS) transistors have been simultaneously fabricated in order to investigate the effects of impurity profiles on device performance. Processing parameters are varied to achieve a range of channel lengths and peak channel dopings. The resulting impurity profiles are measured by the two point probe spreading resistance method. Properties of the lateral D... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Poly I/sup 2/L-a high-speed linear-compatible structure

    Publication Year: 1977, Page(s):367 - 375
    Cited by:  Papers (21)  |  Patents (7)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1319 KB)

    Poly I/SUP 2/L a new bipolar process technology, is presented featuring 5 ns minimum propagation delay, 24 MHz flip-flop operation (using 10 /spl mu/ minimum feature size), and 15-30 V isolated and unconstrained linear circuit transistors on 5 /spl Omega/.cm epitaxy. Standard linear integrated circuit process complexity is increased by only one mask without extra diffusions. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A metallisation providing two levels of interconnect for beam-leaded silicon integrated circuits

    Publication Year: 1977, Page(s):376 - 382
    Cited by:  Papers (6)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1830 KB)

    A two-level-metal structure is described for beam-leaded silicon integrated circuits. The two-level structure consists of a Ti-Pt first level, plasma-deposited silicon nitride as interlevel dielectric, and Ti-Pt-Au as a second level. The Ti-Pt layers of both levels are sputter deposited. Sputter etching is used for pattern definition of the Pt layer of the first level and the Pt-Au layers of the s... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A quad JFET wide-band operational-amplifier integrated circuit featuring temperature-compensated bandwidth

    Publication Year: 1977, Page(s):382 - 388
    Cited by:  Papers (4)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (723 KB)

    Previous quad operational-amplifier integrated circuits were not always suited to active-filter applications because of limited small-signal bandwidths, bandwidths changing over temperature, limited slew rates, and low-power bandwidth. To more optimally meet these requirements a new circuit has been designed using ion-implanted JFET devices. As a result of circuit simplicity, four independent, int... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Wide-band active variable tuning circuits

    Publication Year: 1977, Page(s):389 - 394
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (830 KB)

    Active variable tuning circuits having a constant bandwidth or a constant Q value are described. Their resonant frequency can be varied continuously over a considerable range maintaining high performance. A generalised immittance convertor (GIC) is used as variable reactance and a new compensation technique using negative capacitance is proposed. The validity of the theory is confirmed by experime... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Analysis of forward-bias p-i-n-diode inductive driving

    Publication Year: 1977, Page(s):394 - 402
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (927 KB)

    Published literature on p-i-n-diode driving circuits for phase-shifter applications is rather rare and contains descriptions or analyses of driving circuits with at least two high-power transistors as output devices. This paper presents design criteria for a high-power p-i-n-diode inductive driver, as well as analytical and experimental results for the forward-bias transition of p-i-n-diodes. Expr... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An integrated JK flip-flop circuit

    Publication Year: 1977, Page(s):403 - 406
    Cited by:  Papers (1)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (596 KB)

    An integrated JK flip-flop circuit, which is constructed using an RS flip-flop and four gates, is described. The circuit operation is based on an original concept, which is different from the conventional master-slave principle. Results of a monolithic integration using emitter-coupled logic (ECL) circuits are also given. As compared with the conventional master-slave-type JK flip-flop, which is c... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Dual depletion CMOS (D/sup 2/CMOS) static memory cell

    Publication Year: 1977, Page(s):424 - 426
    Cited by:  Papers (10)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (450 KB)

    A new type of static memory cell-dual depletion CMOS (D/SUP 2/MOS)-has been designed and fabricated using SOS wafers by the conventional CMOS/SOS technology. In contrast to the conventional CMOS static memory cell, which comprises six transistors, the new cell consists merely of four transistors and one data-line so that the cell area can be significantly reduced. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A bandpass filter using the operational amplifier pole

    Publication Year: 1977, Page(s):429 - 430
    Cited by:  Papers (6)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (212 KB)

    The operational amplifier rolloff characteristics and a single capacitor are used for obtaining an inverting bandpass function. The filter performance depends on the gain-bandwidth product of the operational amplifier. Experimental results are included. The amplifier rolloff characteristics can be utilised in deriving transfer functions. The resulting filters have an extended frequency range of op... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An integrated illumination-to-frequency converter

    Publication Year: 1977, Page(s):430 - 433
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (410 KB)

    A simple integrated illumination-to-frequency converter has been fabricated following the field-effect modified transistor (FEMT) as suggested by Nordstrom and Meindl (1972). The authors have made a careful analysis of the performance of the device and have found that no external photodiode is needed for the device to operate properly. An external capacitor, connected across the external base to c... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A standardized approach for the reduction of LSI design time and automatic rules checking

    Publication Year: 1977, Page(s):433 - 436
    Cited by:  Papers (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (859 KB)

    A design method, based upon the use of standardized basic elements is proposed. A symbolic layout technique, associated with network recognition programs, enables a fast and secure design. That method has been applied to CMOS technology and practical results demonstrate its efficiency. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Correction to "A Circuit Technique for Broadbanding the Electronic Tuning Range of Gunn Oscillators"

    Publication Year: 1977, Page(s): 436
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (353 KB)

    First Page of the Article
    View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • [Back inside cover - August 1977]

    Publication Year: 1977, Page(s): b1
    Request permission for commercial reuse | PDF file iconPDF (99 KB)
    Freely Available from IEEE
  • The current dependency of the output conductance of voltage-driven bipolar transistors

    Publication Year: 1977, Page(s):428 - 429
    Cited by:  Papers (10)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (248 KB)

    The current dependency of the output conductance of voltage-driven bipolar junction transistors (BJTs) is discussed. It is shown that by combining the established theories about basewidth modulation and thermal feedback the output admittance of voltage-driven BJTs can be accurately predicted over a large range of current levels. The current dependency of the output admittance of some basic IC conf... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Submicron patterning of surfaces

    Publication Year: 1977, Page(s):363 - 367
    Cited by:  Papers (8)  |  Patents (5)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (648 KB)

    A new process for providing submicron patterning of surfaces is presented. This processing technique, which the authors call the Iso-E process, is capable of producing submicron openings to the surface of materials using conventional photolithographic techniques and processing common to the semiconductor industry. This process can be used equally well with X-ray or electron-beam lithography to pro... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Monolithic crosspoint arrays for private automatic branch exchanges (PABX)

    Publication Year: 1977, Page(s):407 - 415
    Cited by:  Papers (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1280 KB)

    This paper presents economical technical solutions for monolithic integrated semiconductor crosspoint arrays for PABXs. It starts with the description of IGFET switches and I/SUP 2/L-bipolar transistor switches. Then, realised symmetrical crosspoint arrays with these switches are treated, beginning with the integration level and the logic concept. Monolithic integrated crosspoint arrays with 5&tim... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Inductor-less, capacitor-less state-variable electrothermal filters

    Publication Year: 1977, Page(s):416 - 424
    Cited by:  Papers (5)  |  Patents (7)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (880 KB)

    Electrothermal circuits (ETC) exploit interactions between thermal and electronic properties of devices in an integrated circuit to perform useful electronic functions. An ETC integrator is described which can be used as a building block for state-variable filters. Circuits are given which perform the coefficient-setting function for such filters. Measured data are given for low-pass, high-pass, b... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Correlation of fabrication process and electrical device parameter variations

    Publication Year: 1977, Page(s):349 - 355
    Cited by:  Papers (14)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (720 KB)

    A program for modelling IC fabrication processes is described. Simulated and measured impurity profiles are shown for a bipolar transistor technology. These profiles are used to study the sensitivity of electrical device parameters to process variations. A comparison of simulated device performance using process models gives parameters which bracket measured results for 35 die across a wafer. A st... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Precise integrator for linear delta modulator

    Publication Year: 1977, Page(s):426 - 427
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (304 KB)

    A constant slope integrator for single integration linear delta modulation (LDM) will be described. The circuit essentially is a bootstrapped sweep generator, capable of generating positive and negative sweep voltages. It uses one transistor, four diodes, and two Zener diodes. The step size can be easily changed by changing the base resistance or charging capacitance. The circuit is versatile and ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.

Aims & Scope

The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits.

Full Aims & Scope

Meet Our Editors

Editor-in-Chief

Jan Craninckx 
Imec
Kapeldreef 75
B-3001 Leuven, Belgium 
jssc.craninckx@gmail.com