By Topic

IEEE Journal of Solid-State Circuits

Issue 6 • Date Dec. 1975

Filter Results

Displaying Results 1 - 25 of 39
  • [Inside front cover - December 1975]

    Publication Year: 1975, Page(s): f2
    Request permission for commercial reuse | PDF file iconPDF (107 KB)
    Freely Available from IEEE
  • 1975 Index IEEE Journal of Solid-State Circuits Vol. SC-10

    Publication Year: 1975, Page(s):i1 - i7
    Request permission for commercial reuse | PDF file iconPDF (1071 KB)
    Freely Available from IEEE
  • Table of contents (December 1975)

    Publication Year: 1975, Page(s): 369
    Request permission for commercial reuse | PDF file iconPDF (90 KB)
    Freely Available from IEEE
  • Foreword: Special issue on analog circuits

    Publication Year: 1975, Page(s):370 - 371
    Cited by:  Papers (1)
    Request permission for commercial reuse | PDF file iconPDF (264 KB)
    Freely Available from IEEE
  • All-MOS charge redistribution analog-to-digital conversion techniques. I

    Publication Year: 1975, Page(s):371 - 379
    Cited by:  Papers (355)  |  Patents (60)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (993 KB)

    Describes a technique for performing A/D conversion compatibly with standard single-channel MOS technology. The use of a binary weighted capacitor array to perform a high-speed, successive approximation conversion is discussed. The technique provides an inherent sample/hold function and can accept both polarities of inputs with a single positive reference. The factors limiting the accuracy and con... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • All-MOS charge-redistribution analog-to-digital conversion techniques. II

    Publication Year: 1975, Page(s):379 - 385
    Cited by:  Papers (111)  |  Patents (33)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (887 KB)

    For pt.I see ibid., vol.SC-10, no.6, p.371-9 (1975). Describes techniques for performing A/D conversion compatibly with standard single-channel MOS technology. This second paper describes a two-capacitor successive approximation technique which, in contrast to the first, requires considerably less die area, is inherently monotonic in the presence of capacitor ratio errors, and which operates at so... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A high precision component-tolerant A/D convertor

    Publication Year: 1975, Page(s):386 - 391
    Cited by:  Patents (6)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (907 KB)

    A pulse transformer is used to double and sum voltages in an A/D encoder that is based on the recursive algorithm V/SUB i+1/=V/SUB REF/-s|V/SUB i/|. As a result of isolating the transformer from the input signal d.c. component, independence of circuit zero drift is achieved. Resistor and V/SUB BE/ mismatch do not affect the encoder accuracy. Automatic zero and gain correction are employed to provi... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A monolithic voltage-comparator array for A/D converters

    Publication Year: 1975, Page(s):392 - 399
    Cited by:  Papers (12)  |  Patents (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (853 KB)

    Describes a monolithic circuit consisting of an array of 8 voltage comparators, a resistive voltage divider, and associated logic circuits. Intended as an encoding component for high-speed parallel A/D converters, this `3-bit quantizer' uses regeneration for voltage gain and signal storage. A Gray-code output minimizes the problem of comparator indecision. The principal error sources are an asymme... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A JFET/bipolar eight-channel analog multiplexer

    Publication Year: 1975, Page(s):399 - 406
    Cited by:  Papers (2)  |  Patents (18)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1062 KB)

    Describes the design and fabrication of the first of a new generation of analog multiplexers using the bipolar/ionimplanted JFET process. The switch configuration used is especially suited to this process, and consequently results in a moderate size bipolar IC. The design of the switch, aided by the process characteristics, produces a high-performance monolithic multiplexer which can withstand inp... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An input stage transconductance reduction technique for high-slew rate operational amplifiers

    Publication Year: 1975, Page(s):407 - 411
    Cited by:  Papers (19)  |  Patents (10)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (290 KB)

    The use of input stage transconductance reduction as a means of decreasing monolithic op amp die size and increasing slew rate is discussed. A new input stage circuit which provides improved slew rate is presented and compared to earlier techniques. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A precision trim technique for monolithic analog circuits

    Publication Year: 1975, Page(s):412 - 416
    Cited by:  Papers (32)  |  Patents (9)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (684 KB)

    A technique for permanent adjustment of precision analog circuits at wafer test by selective shorting of Zener diodes is presented. Analytical details of the trimming procedure and a physical description of diode short-circuiting are given. The method is applied to a precision operational amplifier with input offset voltage reduced to 10 /spl mu/V. The necessity of optimizing other related paramet... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An improved monolithic instrumentation amplifier

    Publication Year: 1975, Page(s):417 - 423
    Cited by:  Papers (26)  |  Patents (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (956 KB)

    The design of an instrumentation amplifier fabricated using monolithic thin-film-on-silicon bipolar processing is described. The circuit features input as well as output overload protection, internal compensation, and improved noise and drift performance. A novel method of input-output signal coupling is described, which does not depend on tracking current sources, and provides a high degree of is... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A wide-band monolithic instrumentation amplifier [application of voltage-current convertor]

    Publication Year: 1975, Page(s):424 - 431
    Cited by:  Papers (30)  |  Patents (5)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (829 KB)

    Describes a new voltage-to-current converter. This converter combines accuracy with differential signal handling and a high common-mode rejection ratio (CMRR). An application in an instrumentation amplifier consisting of two voltage-to-current converters in a balancing circuit shows the versatility of these units in analog circuit design. A remarkable point of the instrumentation amplifier is that... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An accurate integrated voltage-to-current converter

    Publication Year: 1975, Page(s):432 - 436
    Cited by:  Papers (11)  |  Patents (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (506 KB)

    Presents a monolithic integrated differential voltage-to-current converter. The transconductance of the converter is determined accurately by one external resistor. A total error in the conversion factor as low as /spl plusmn/0.5 percent is obtained by using composite transistors and by using the mutual equality of integrated resistors. The transconductance has a nonlinearity of 0.02 percent and a... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A new technique for analog multiplication

    Publication Year: 1975, Page(s):437 - 447
    Cited by:  Papers (11)  |  Patents (4)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1563 KB)

    Describes a new method using emitter current crowding for performing accurate multiplication of analog signals using devices of special geometry but capable of fabrication with a standard bipolar process. A narrow region of current injection-a carrier domain-can be positioned on an emitter by one electrical input and controlled in magnitude by a second input. The resistive epi layer resolves this ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A second-generation carrier domain four-quadrant multiplier

    Publication Year: 1975, Page(s):448 - 457
    Cited by:  Papers (6)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1155 KB)

    A new design for a four-quadrant multiplier based on a carrier domain principle is presented. The base-collector transfer characteristic is predicted theoretically by an analysis of the motion of the domain's centroid for quasi-static operation. The base-emitter (B-E) planar geometry is designed to yield nearly ideal domain motion for an input modulation depth of 95 percent. Exceptionally good lin... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An integrated function generator with two-dimensional electronic programming capability

    Publication Year: 1975, Page(s):458 - 463
    Cited by:  Papers (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (927 KB)

    Describes a novel, electronically programmable function generator which has been designed, fabricated, and tested. Output is a piecewise linear function of the input and both coordinates of the function breakpoints can be independently programmed. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A CMOS implantable multielectrode auditory stimulator for the deaf

    Publication Year: 1975, Page(s):472 - 479
    Cited by:  Papers (6)  |  Patents (15)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1247 KB)

    Describes an implantable multielectrode neural stimulator developed for electrical stimulation of the auditory nerves with the aim of producing a sensation of sound in sensory deaf ears. Power and digitally coded amplitude and frequency data are transcutaneously transmitted to the implantable stimulator using an inductively coupled RF link and an ultrasonic link, respectively. A novel low-power lo... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A highly stable VCO for application in monolithic phase-locked loops

    Publication Year: 1975, Page(s):480 - 485
    Cited by:  Papers (22)  |  Patents (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (771 KB)

    The characteristics of the voltage-controlled oscillator (VCO) are generally the most important in determining the overall system performance of phase-locked loops. A new VCO is described which achieves a better combination of temperature stability, speed, and power dissipation than could previously be obtained in a monolithic integrated circuit. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A monolithic 8-bit D/A converter with a new scheme for error compensation

    Publication Year: 1975, Page(s):499 - 501
    Cited by:  Papers (3)  |  Patents (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (307 KB)

    Discusses a modification of a monolithic bipolar 8-bit D/A converter (DAC) circuit based on the R-2R ladder method. It does not require transistor emitter size scaling. Voltages proportional to absolute temperature are introduced between the bases of the current generator transistors to compensate for the differences in their emitter-base voltages and thus maintain precision in the current divisio... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A precision bilateral voltage-current converter

    Publication Year: 1975, Page(s):501 - 503
    Cited by:  Papers (7)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (346 KB)

    The use of precision complementary `current-mirrors', with an extended operating voltage range, facilitates the design of a bilateral voltage-current converter capable of driving either a linear or nonlinear load, one terminal of which may be held at a chosen reference level. A simple formula is given for estimating circuit performance limits relating to symmetrical behavior. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • On some aspects of the high-frequency performance of operational amplifiers and current-to-voltage converters

    Publication Year: 1975, Page(s):503 - 505
    Cited by:  Papers (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (359 KB)

    The standard monolithic operational amplifier current-to-voltage converter will show underdamped second-order response to step inputs. This is not discussed in standard texts. It is shown that the transfer function of the amplifier must be treated as a complex variable in order to understand the response and to apply correct compensation. The response of commercial operational amplifiers is shown ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Complementary JFET negative-resistance devices

    Publication Year: 1975, Page(s):509 - 515
    Cited by:  Papers (15)  |  Patents (17)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (722 KB)

    A new type of negative-resistance device utilizing a simple combination of complementary JFET's, which is suitable not only for discrete use but for use as a unit cell in bipolar integrated circuits (IC's) is proposed. The basic structure and the essential fabrication technology are described, and varieties of unitary negative-resistance devices using the integrated complementary JFET structure ar... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A monolithic 8 pJ/2 GHz logic family

    Publication Year: 1975, Page(s):524 - 529
    Cited by:  Papers (8)  |  Patents (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (914 KB)

    Discusses a monolithic logic family developed for high-speed communication systems usage. The logic family affords 8 pJ speed-power product, 2 GHz toggle frequency and 400 ps/gate propagation delay time in 50/spl Omega/ transmission systems. The primary factor for realizing the high-speed, low-power operation is new circuit configuration: modified nonthreshold logic (NTL). Transistors in this circ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A temperature-insensitive voltage-controlled variable inductor

    Publication Year: 1975, Page(s):540 - 542
    Cited by:  Papers (4)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (335 KB)

    A circuit for a variable simulated inductor is described. It consists of a capacitor-loaded gyrator, which has temperature-insensitive characteristics and a temperature-compensated voltage-controlled variable shunt, resulting in temperature-insensitive characteristics as a whole. Relations between the control voltage and inductance can be made either linear or inverse linear. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.

Aims & Scope

The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits.

Full Aims & Scope

Meet Our Editors

Editor-in-Chief
Michael Flynn
University of Michigan