By Topic

IEEE Journal of Solid-State Circuits

Issue 2 • Date April 1975

Filter Results

Displaying Results 1 - 10 of 10
  • [Front cover - April 1975]

    Publication Year: 1975, Page(s): f1
    Request permission for commercial reuse | PDF file iconPDF (26 KB)
    Freely Available from IEEE
  • [Inside front cover - April 1975]

    Publication Year: 1975, Page(s): f2
    Request permission for commercial reuse | PDF file iconPDF (95 KB)
    Freely Available from IEEE
  • A high-speed P-channel random access 1024-bit memory made with electron lithography

    Publication Year: 1975, Page(s):92 - 96
    Cited by:  Papers (15)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (908 KB)

    A switched capacitor, p-channel, 1024 bit random access memory has been made with electron lithography. The basic circuit was the same as that described by Boll and Lynch (see abstr. B35355 or C22818 fo 1973) but with halved lateral dimensions. The gate length of the switching transistor was 4 /spl mu/m, and the chip size was 1.2/spl times/1.8 mm. In order to fabricate the device, a 1 /spl mu/m al... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An optimized output stage for MOS integrated circuits

    Publication Year: 1975, Page(s):106 - 109
    Cited by:  Papers (38)  |  Patents (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (343 KB)

    An output device for optimizing propagation delay and minimizing chip area is described. An optimum means of tapering the output stages to minimize propagation delay is determined. The minimum delay is a function of the capacitive load to node ratio, the number of output stages, and the interstage propagation delay. The effects on area are also presented. A figure of merit which is a function of a... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • [Back inside cover]

    Publication Year: 1975, Page(s): b1
    Request permission for commercial reuse | PDF file iconPDF (106 KB)
    Freely Available from IEEE
  • Low power CML IC crosspoint switch matrix for space division digital switching networks

    Publication Year: 1975, Page(s):117 - 122
    Cited by:  Papers (3)  |  Patents (6)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (816 KB)

    Describes a crosspoint switch matrix which is constructed from CML gates for digitized video signals and p-n-p n-p-n transistor type holding circuits that hold the ON or OFF state of the CML gates. This holding circuit cuts off the power of the unselected crosspoints to reduce the total power dissipation of the switch matrix circuit. The CML IC crosspoint switch, with a 4×4 matrix size, is f... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Propagation delay in current-mode switching circuits

    Publication Year: 1975, Page(s):123 - 124
    Cited by:  Papers (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (168 KB)

    Propagation delays of current mode switching circuits are computed, taking into account ohmic base resistances as well as gain-bandwidth products and the finite rise time of the input signal. Results are presented graphically for a wide range of circuit parameters. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Direct-coupled transistor-transistor logic: a new high-performance LSI gate family

    Publication Year: 1975, Page(s):110 - 117
    Cited by:  Papers (1)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (848 KB)

    The direct-coupled transistor-transistor logic (DCT/SUP 2/L) family consists of a multiple-emitter AND gate and a NOR gate similar to direct-coupled transistor logic (DCTL). High speed for low power is obtained by limiting the voltage swing and using a low voltage power supply of about 2 V. Using a conservative, standard Schottky process, the DCT/SUP 2/L NOR gate has a delay of about 1 ns for 4-mW... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Feedthrough in emitter-coupled logic circuits

    Publication Year: 1975, Page(s):97 - 105
    Cited by:  Papers (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1352 KB)

    Emitter coupled logic circuits transient noise behavior is examined. The mechanisms and causes of feedthrough are analyzed using, first, approximate expressions and, second, an accurate model. The experimental observations of feedthrough give ample evidence of good agreement between the theoretical and computational results. An accurate appraisal of the causes of feedthrough, such as C/SUB b//SUB ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Linearity of electrical charge injection into charge-coupled devices

    Publication Year: 1975, Page(s):81 - 91
    Cited by:  Papers (42)  |  Patents (13)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1400 KB)

    This has been studied by measuring the generated higher harmonic components of a sinusoidal input. Results obtained with various injection methods and device geometries have been compared. Best results, with all harmonic components more than 40 dB below the fundamental, have been obtained for surface channel devices with a potential equilibration method in which the signal is applied to a second i... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.

Aims & Scope

The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits.

Full Aims & Scope

Meet Our Editors

Editor-in-Chief

Jan Craninckx 
Imec
Kapeldreef 75
B-3001 Leuven, Belgium 
jssc.craninckx@gmail.com