By Topic

Circuits, Devices and Systems, IEE Proceedings -

Issue 2 • Date Apr 2002

Filter Results

Displaying Results 1 - 7 of 7
  • Evolutionary graph generation system with transmigration capability and its application to arithmetic circuit synthesis

    Publication Year: 2002 , Page(s): 97 - 104
    Cited by:  Papers (4)
    Click to expandAbstract | PDF file iconPDF (900 KB)  

    The paper presents a novel graph-based evolutionary optimisation technique called evolutionary graph generation (EGG) and its application to the design of fast constant-coefficient multipliers using parallel counter-tree architecture. A unique feature of EGG is its capability to handle the general graph structures directly in the evolution process instead of encoding the graph structures into indi... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Linearity analysis and design optimisation for 0.18 μm CMOS RF mixer

    Publication Year: 2002 , Page(s): 112 - 118
    Cited by:  Papers (19)
    Click to expandAbstract | PDF file iconPDF (608 KB)  

    Equations for the 1dB compression point and third-order intermodulation point as a function of circuit and technology parameters are derived using a Volterra series expansion. The linearity analysis for both single- and double-balanced CMOS Gilbert mixers is examined. The relation between the input third-order intercept point and source inductance is studied in depth. The gate to drain overlap cap... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Advanced SPICE modelling of SiGe HBTs using VBIC model

    Publication Year: 2002 , Page(s): 129 - 135
    Cited by:  Papers (2)
    Click to expandAbstract | PDF file iconPDF (695 KB)  

    The vertical bipolar intercompany (VBIC) model has been applied to silicon-germanium heterojunction bipolar transistors (SiGe HBTs). The model includes the improved Early effect, quasi-saturation, substrate parasitic, avalanche multiplication, and self-heating. Several device parameters have been extracted from SiGe HBTs and implemented in the VBIC model. A comparison is made with the SPICE Gummel... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Efficient sampled-data simulation method for transient analysis of nonlinear circuits

    Publication Year: 2002 , Page(s): 105 - 111
    Click to expandAbstract | PDF file iconPDF (631 KB)  

    The paper presents an explicit and efficient transient analysis method for nonlinear circuits. The method makes use of Volterra series representation of nonlinear systems and characterises the behaviour of nonlinear circuits in the time domain using a set of Volterra circuits. The input of the first-order Volterra circuit is the same as that of the nonlinear circuit, whereas that of higher-order V... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Optimisation of Reed-Muller PLA implementations

    Publication Year: 2002 , Page(s): 119 - 128
    Cited by:  Papers (3)
    Click to expandAbstract | PDF file iconPDF (1079 KB)  

    Decomposition techniques are utilised for mixed polarity Reed-Muller minimisation, which lead to Reed-Muller programmable logic array implementations for Boolean functions. The proposed algorithm produces a simplified mixed polarity Reed-Muller format from the conventional sum-of-products input based on a top-down strategy. The output format belongs to the most general class of AND/XOR forms, name... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Experimental 128-kbit ferroelectric memory with 1012 endurance and 10-year data retention

    Publication Year: 2002 , Page(s): 136 - 142
    Cited by:  Papers (2)
    Click to expandAbstract | PDF file iconPDF (878 KB)  

    An experimental 128-kbit ferroelectric random access memory is presented, which has been designed and fabricated with 0.5 μm ferroelectric storage cell integrated CMOS technology. To achieve stable cell operation, novel design techniques, robust to unstable cell capacitors, are adopted: open bit-line cell array; up-down pulsed plate read/write-back scheme; complementary data preset reference ci... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Direct-conversion flat-panel X-ray image detectors

    Publication Year: 2002 , Page(s): 85 - 96
    Cited by:  Papers (4)
    Click to expandAbstract | PDF file iconPDF (1389 KB)  

    Flat-panel X-ray image detectors have been shown to be suitable to replace the conventional X-ray film/screen cassettes for medical radiography (static or snapshot imaging). They are capable of capturing the X-ray image digitally immediately after the X-ray exposure which permits a convenient clinical transition to digital radiography. There are two general approaches to the flat-panel X-ray detec... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.