Issue 2 • Date Feb. 2002
Filter Results
Displaying Results 1 - 21 of 21
-
Editorial
|
PDF (11 KB)
-
New associate editor
|
PDF (9 KB)
-
Correction to "exploiting CMOS reverse interconnect scaling in multigigahertz amplifier and oscillator design"
|
PDF (5 KB)
-
Patent abstracts
|
PDF (131 KB)
-
A class-D vertical booster for CRT
|
PDF (197 KB)
-
-
Race logic architecture (RALA): a novel logic concept using the race scheme of input variables
|
PDF (708 KB)
-
Synchronization circuit performance
|
PDF (255 KB)
-
-
-
Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration
|
PDF (197 KB)
-
-
A post-package bit-repair scheme using static latches with bipolar-voltage programmable antifuse circuit for high-density DRAMs
|
PDF (86 KB)
-
A 100×100 pixel silicon retina for gradient extraction with steering filter capabilities and temporal output coding
|
PDF (355 KB)
-
-
-
The effects of a ground shield on the characteristics and performance of spiral inductors
|
PDF (376 KB)
-
-
A 32-word by 32-bit three-port bipolar register file implemented using a SiGe HBT BiCMOS technology
|
PDF (165 KB)
-
Compact associative-memory architecture with fully parallel search capability for the minimum Hamming distance
|
PDF (218 KB)
-
A 1.2-GIPS/W microprocessor using speed-adaptive threshold-voltage CMOS with forward bias
|
PDF (193 KB)
Aims & Scope
The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits.
Meet Our Editors
Editor-in-Chief
Un-Ku Moon
Oregon State University, EECS


