By Topic

IEEE Transactions on Computers

Issue 6 • Date June 2001

Filter Results

Displaying Results 1 - 6 of 6
  • Guest editors' introduction

    Publication Year: 2001, Page(s):527 - 528
    Request permission for commercial reuse | PDF file iconPDF (61 KB) | HTML iconHTML
    Freely Available from IEEE
  • Operation-saving VLSI architectures for 3D geometrical transformations

    Publication Year: 2001, Page(s):609 - 622
    Cited by:  Papers (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (848 KB) | HTML iconHTML

    Two VLSI architectures for the computationally efficient implementation of the elementary 3D geometrical transformations are introduced. The first one is based on a single floating-point multiply/add unit, while the other one comprises a four processing-element vector unit. By exploiting the structure of the elementary transformation matrices, some of the elements of which are ones and zeros, the ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Continuous program optimization: Design and evaluation

    Publication Year: 2001, Page(s):549 - 566
    Cited by:  Papers (14)  |  Patents (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (3856 KB) | HTML iconHTML

    This paper presents a system in which the already executing user code is continually and automatically reoptimized in the background, using dynamically collected execution profiles as a guide. Whenever a new code image has been constructed in the background in this manner, it is hot-swapped in place of the previously executing one. Control is then transferred to the new code and construction of ye... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • rePLay: A hardware framework for dynamic optimization

    Publication Year: 2001, Page(s):590 - 608
    Cited by:  Papers (57)  |  Patents (62)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (4044 KB) | HTML iconHTML

    In this paper, we propose a new processor framework that supports dynamic optimization. The rePLay Framework embeds an optimization engine atop a high-performance execution engine. The heart of the rePLay Framework is the concept of a frame. Frames are large, single-entry, single-exit optimization regions spanning many basic blocks in the program's dynamic instruction stream, yet containing only a... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Dynamic binary translation and optimization

    Publication Year: 2001, Page(s):529 - 548
    Cited by:  Papers (43)  |  Patents (20)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (6164 KB) | HTML iconHTML

    We describe a VLIW architecture designed specifically as a target for dynamic compilation of an existing instruction set architecture. This design approach offers the simplicity and high performance of statically scheduled architectures, achieves compatibility with an established architecture, and makes use of dynamic adaptation. Thus, the original architecture is implemented using dynamic compila... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An architectural framework for runtime optimization

    Publication Year: 2001, Page(s):567 - 589
    Cited by:  Papers (27)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (3812 KB) | HTML iconHTML

    Wide-issue processors continue to achieve higher performance by exploiting greater instruction-level parallelism. Dynamic techniques such as out-of-order execution and hardware speculation have proven effective at increasing instruction throughput. Runtime optimization promises to provide an even higher level of performance by adaptively applying aggressive code transformations on a larger scope. ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.

Aims & Scope

The IEEE Transactions on Computers is a monthly publication with a wide distribution to researchers, developers, technical managers, and educators in the computer field.

Full Aims & Scope

Meet Our Editors

Editor-in-Chief
Paolo Montuschi
Politecnico di Torino
Dipartimento di Automatica e Informatica
Corso Duca degli Abruzzi 24 
10129 Torino - Italy
e-mail: pmo@computer.org