Issue 1 • Date Jan. 2001
Filter Results
Displaying Results 1 - 23 of 23
-
Best Paper Award
|
PDF (29 KB)
-
Addition to "Digitally programmable switched-current FIR filter for low-voltage applications"
|
PDF (6 KB)
-
Single-chip 622-Mb/s SDH/SONET framer, digital cross-connect and add/drop multiplexer solution
|
PDF (140 KB)
-
-
Architecture, design, and test of continuous-time tunable intermediate-frequency bandpass delta-sigma modulators
|
PDF (320 KB)
-
-
An 8-bit 10 MS/s folding and interpolating ADC using the continuous-time auto-zero technique
|
PDF (172 KB)
-
-
A physically based compact model of partially depleted SOI MOSFETs for analog circuit simulation
|
PDF (316 KB)
-
-
-
-
1-V 9-bit pipelined switched-opamp ADC
|
PDF (112 KB)
-
-
-
-
All-MOS voltage-to-current converter
|
PDF (104 KB)
-
-
An on-chip 96.5% current efficiency CMOS linear regulator using a flexible control technique of output current
|
PDF (144 KB)
-
A 2-V CMOS 455-kHz FM/FSK demodulator using feedforward offset cancellation limiting amplifier
|
PDF (104 KB)
-
An image-rejecting mixer and vector filter with 55-dB image rejection over process, temperature, and transistor mismatch
|
PDF (236 KB)
-
-
Aims & Scope
The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits.
Meet Our Editors
Editor-in-Chief
Un-Ku Moon
Oregon State University, EECS


