Issue 4 • Date Nov. 1999
Filter Results
-
Guest editorial
|
PDF (30 KB)
-
Author index
|
PDF (193 KB)
-
Subject index
|
PDF (172 KB)
-
-
Enhancement or reduction of catalytic dissolution reaction in chemically amplified resists by substrate contaminants
|
PDF (524 KB)
-
Parameter sensitivity of covariance-based response surfaces for modeling IC processes
|
PDF (156 KB)
-
An investigation of the effects of iron in p+n silicon diodes for simulated plasma source ion implantation studies
|
PDF (160 KB)
-
-
Feedforward control for reduced run-to-run variation in microelectronics manufacturing
|
PDF (260 KB)
-
-
-
-
The effect of deterministic spatial variations in retrograde well implants on shallow trench isolation for sub-0.18 μm CMOS technology
|
PDF (124 KB)
-
-
A new defect distribution metrology with a consistent discrete exponential formula and its applications
|
PDF (324 KB)
-
Intra-field effects on device and circuit manufacturability: a statistical simulation approach
|
PDF (280 KB)
-
-
Modeling manufacturing yield and reliability
|
PDF (200 KB)
-
Impact of unrealistic worst case modeling on the performance of VLSI circuits in deep submicron CMOS technologies
|
PDF (164 KB)
Aims & Scope
IEEE Transactions on Semiconductor Manufacturing addresses innovations of interest to the integrated circuit manufacturing researcher and professional.
Meet Our Editors
Editor-in-Chief
Dr. Sean P. Cunningham
Intel Corporation
RN4-80
2200 Mission College Boulevard
Santa Clara, CA 95054 95054 USA
sean.p.cunningham@intel.com
Phone:+1 408-653-5955


