Issue 3 • Date Sept. 1999
Filter Results
-
Efficient realizations of encoders and decoders based on the 2-D discrete wavelet transform
|
PDF (282 KB)
-
-
-
The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout
|
PDF (516 KB)
-
-
-
Cost-effective VLSI architectures and buffer size optimization for full-search block matching algorithms
|
PDF (849 KB)
-
-
VLSI architectures for turbo codes
|
PDF (238 KB)
-
-
Bus crosstalk fault-detection capabilities of error-detecting codes for on-line testing
|
PDF (122 KB)
Aims & Scope
IEEE Transactions on Very Large Scale Integration (VLSI) Systems includes all major aspects of the design and implementation of VLSI/ULSI and microelectronic systems.
Meet Our Editors
Editor-in-Chief
Yehea Ismail
CND Director
American University of Cairo and Zewail City of Science and Technology
New Cairo, Egypt
tvlsieic@eecs.northwestern.edu


