Issue 6 • Date Jun 1999
Filter Results
Displaying Results 1 - 20 of 20
-
Doubly balanced dual-gate CMOS mixer
|
PDF (80 KB)
-
A 16-bit carry-lookahead adder using reversible energy recovery logic for ultra-low-energy systems
|
PDF (300 KB)
-
-
A 13-bit, 2.2-MS/s, 55-mW multibit cascade ΣΔ modulator in CMOS 0.7-μm single-poly technology
|
PDF (564 KB)
-
A fully parallel vector-quantization processor for real-time motion-picture compression
|
PDF (1712 KB)
-
-
-
-
Beware the three-way arbiter
|
PDF (364 KB)
-
-
Jitter and phase noise in ring oscillators
|
PDF (752 KB)
-
-
-
A 2-V, 1.8-GHz BJT phase-locked loop
|
PDF (336 KB)
-
-
A low-noise, low-power VCO with automatic amplitude control for wireless applications
|
PDF (468 KB)
-
-
Noise in current-commutating CMOS mixers
|
PDF (436 KB)
-
Current sensing differential logic: a CMOS logic for high reliability and flexibility
|
PDF (228 KB)
-
A 2.5-Gb/s clock and data recovery IC with tunable jitter characteristics for use in LANs and WANs
|
PDF (228 KB)
Aims & Scope
The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits.
Meet Our Editors
Editor-in-Chief
Un-Ku Moon
Oregon State University, EECS


