Issue 1 • Date Jan. 1999
Filter Results
Displaying Results 1 - 20 of 20
-
Correction to "A 70-Mb/s Variable-Rate 1024-QAM Cable Receiver IC with Integrated 10-b ADC and FEC Decoder"
|
PDF (254 KB)
-
Addition to "Design and Implementation of an Untrimmed MOSFET-Only 10-bit A/D Converter with -79-dB THD"
|
PDF (254 KB)
-
Spatial characterization of process variations via MOS transistor time constants in VLSI and WSI
|
PDF (112 KB)
-
Linear and nonlinear characteristics of the silicon CMOS monolithic 50-Ω microwave and RF control element
|
PDF (72 KB)
-
A 12-ps-resolution digital variable-delay macro cell on GaAs 100 K-gates gate array using a meshed air bridge structure
|
PDF (664 KB)
-
A wide-dynamic-range, high-transimpedance Si bipolar preamplifier IC for 10-Gb/s optical fiber links
|
PDF (268 KB)
-
-
A 557-mW, 2.5-Gbit/s SONET/SDH regenerator-section terminating LSI chip using low-power bipolar-LSI design
|
PDF (444 KB)
-
-
A 5-MHz IF digital FM demodulator
|
PDF (364 KB)
-
-
-
-
-
A unified submicrometer MOS transistor charge/capacitance model for mixed-signal IC's
|
PDF (124 KB)
-
-
A new true-single-phase-clocking BiCMOS dynamic pipelined logic family for high-speed, low-voltage pipelined system applications
|
PDF (328 KB)
-
A 1.6-GHz dual modulus prescaler using the extended true-single-phase-clock CMOS circuit technique (E-TSPC)
|
PDF (540 KB)
-
Dynamic threshold pass-transistor logic for improved delay at lower power supply voltages
|
PDF (112 KB)
-
A 5-GHz-band multifunctional BiCMOS transceiver chip for GMSK modulation wireless systems
|
PDF (732 KB)
Aims & Scope
The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits.
Meet Our Editors
Editor-in-Chief
Un-Ku Moon
Oregon State University, EECS


