IEEE.org| IEEE Xplore Digital Library| IEEE Standards| IEEE Spectrum| More Sites

Cart (Loading....) | Create Account | Sign In

Author Search^beta | Advanced Search | Preferences | | More Search Options

Browse Journals & Magazines > Computers and Digital Techniqu ... Volume 144 Issue 5

Computers and Digital Techniques, IEE Proceedings -

| Create Account

IEEE Account

Change Username/Password
Update Address

Purchase Details

Payment Options
Order History
Access Purchased Documents

Profile Information

Communications Preferences
Profession and Education
Technical Interests

Need Help?

US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060
Contact & Support

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Please enter a valid username or password.

For Institutional Users:

More Search Options

Computers and Digital Techniques, IEE Proceedings -

Issue 5 • Date Sep 1997

Filter Results

You have selected:

You have selected:

Title History

DOORS: an object-oriented CAD system for high level synthesis

Increasing cache bandwidth using multiport caches for exploiting ILP in non-numerical code

Predicting the complexity of large combinational circuits through symbolic spectral analysis of their functional specifications

Effective and concurrent checkpointing and recovery in distributed systems

GRASS: an efficient gate re-assignment algorithm for inverter minimisation in post technology mapping

Matrix method for solving multivalued logic differential equations

Variable ordering for ordered binary decision diagrams by a divide-and-conquer approach

Priority assignment in distributed real-time databases using optimistic concurrency control

Asymptotic properties of queuing networks

Hardware/software partitioning of embedded systems with multiple hardware processes

Task tree scheduling onto linear arrays using tabu search

Dynamic parity logging disk arrays for engineering database systems

Inversion of cellular automata iterations

Feasibility test for real-time communication using wormhole routing

Aims & Scope

Further Links

IEEE Account

Purchase Details

Profile Information

Need Help?