By Topic

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Issue 6 • Date Jun 1996

Filter Results

Displaying Results 1 - 6 of 6
  • A hardware annealing method for optimal solutions on cellular neural networks

    Publication Year: 1996, Page(s):409 - 421
    Cited by:  Papers (5)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1088 KB)

    An engineering annealing method, called hardware annealing, for optimal solutions on cellular neural networks is presented. Cellular neural networks have great potential in solving many important scientific problems in signal processing and optimization by use of pre-determined templates. Hardware annealing, which is a parallel version of effective mean-field annealing in analog networks, is a hig... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A fault diagnosis technique for flash ADC's

    Publication Year: 1996, Page(s):445 - 457
    Cited by:  Papers (15)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1132 KB)

    This paper addresses the problem of diagnosis of flash ADC's and proposes a fault diagnosis technique which employs the Differential NonLinearity (DNL) test data for fault location and identification of the analog components in the converter. In the flash ADC, a fault causes deviation of DNL data from the ideal one. Hence, DNL data can be considered as a functional signature of the ADC. This prope... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • The nonuniform discrete Fourier transform and its applications in filter design. II. 2-D

    Publication Year: 1996, Page(s):434 - 444
    Cited by:  Patents (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (964 KB)

    For part I see ibid., vol. 43, no. 6, p. 422-33 (1996). The concept of the nonuniform discrete Fourier transform (NDFT) is extended to two dimensions to provide a basic framework for nonuniform sampling of 2-D sequences in the frequency domain. The 2-D NDFT of a sequence of size N1×N2 is defined as samples of its 2-D z-transform evaluated at N1N2 d... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Parallel implementation of linear feedback shift registers for low power applications

    Publication Year: 1996, Page(s):458 - 466
    Cited by:  Papers (13)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (800 KB)

    The conventional implementation of shift registers systems such as linear feedback shift registers (LFSR) suffers from two major drawbacks: 1) all the elements in the structure are clocked during each clock cycle and 2) the throughput is limited to only one bit per clock cycle. Sequence generators implemented using this architecture dissipate a significant amount of power when clocked at high freq... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • The nonuniform discrete Fourier transform and its applications in filter design. I. 1-D

    Publication Year: 1996, Page(s):422 - 433
    Cited by:  Papers (10)  |  Patents (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (996 KB)

    The nonuniform discrete Fourier transform (NDFT) of a sequence of length N is defined as samples of its z-transform evaluated at N distinct points located arbitrarily on the z-plane. The NDFT reduces to the conventional discrete Fourier transform (DFT) when these points are located on the unit circle at equally spaced angles. The flexibility offered by the NDFT in choosing the sampling points lead... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Flexible VLSI architecture of motion estimator for video image compression

    Publication Year: 1996, Page(s):467 - 470
    Cited by:  Papers (12)  |  Patents (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (384 KB)

    A linear array architecture for a full-search block matching algorithm is proposed. It is suitable for low bit-rate video applications with a single chip realization. It uses a parallel algorithm based on the idea of partial result accumulation. Combining a serial data input with registers for a line of search window pixels and operating on them in parallel, the partial results of the candidate bl... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.

Aims & Scope

This title ceased production in 2003. The current updated title is IEEE Transactions on Circuits and Systems II: Express Briefs.

Full Aims & Scope