By Topic

IEE Proceedings - Circuits, Devices and Systems

Issue 6 • Date Dec 1995

Filter Results

Displaying Results 1 - 11 of 11
  • Temperature-induced rebound in Al-gate NMOS transistors

    Publication Year: 1995, Page(s):413 - 415
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (264 KB)

    A rebound effect in irradiated Al-gate NMOS transistors for irradiation doses of 50, 100 and 2000 Gy has been explored. This effect during temperature-bias annealing is caused both by the neutralisation of positive oxide charge by electron tunnelling from silicon, and by a nonsignificant change in the number of interface traps created during irradiation of gamma-rays. It is shown that rebound effe... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design and analysis of a 0.6 V-operating merged CMOS-bipolar SRAM cell

    Publication Year: 1995, Page(s):369 - 372
    Cited by:  Papers (1)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (292 KB)

    A novel CMOS-bipolar SRAM cell has been analysed for a supply voltage of 0.6 V. It incorporates cross-coupled CMOS and complementary bipolar inverters with two NMOS access transistors. Standard double-end write operation with single-end read operation from the bipolar node is discussed. A column circuitry to accompany the cell is also proposed. Simulation results using a standard 1.5 μm CMOS te... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Load-independent behavioural model for CMOS operational amplifiers

    Publication Year: 1995, Page(s):399 - 405
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (524 KB)

    The paper describes a general purpose behavioural model for CMOS operational amplifiers. The model is completely characterised by the operational amplifier's performance specifications; it represents correctly both large- and small-signal behaviour, and is independent of load conditions. Being described entirely in terms of a set of differential equations, the model can be implemented in any analo... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Transformation of sinusoidal oscillators using universal active elements

    Publication Year: 1995, Page(s):353 - 356
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (344 KB)

    A procedure for synthesising sinusoidal oscillators using finite-gain controlled sources is proposed. Based on some fundamental theorems of network theory, this method permits the generation of a set of functionally equivalent oscillators with different controlled sources. In this way synthesis and design-specific methods to each one are not necessary. In demonstrating feasibility, the operational... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Waveform relaxation analysis of lossy coupled transmission line sets in cascade

    Publication Year: 1995, Page(s):373 - 378
    Cited by:  Papers (3)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (436 KB)

    Waveform relaxation has been shown to provide an efficient way to evaluate the transient response of transmission line systems through the generalisation of the method of characteristics. This method has been extended to the simulation of coupled transmission line sets connected in cascade. The algorithms proposed have been applied to systems with linear and nonlinear terminations and the results ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Investigation of GaAs homojunction bipolar transistor with delta doping emitter structure

    Publication Year: 1995, Page(s):406 - 412
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (708 KB)

    A GaAs homojunction bipolar transistor with a delta doping emitter structure is proposed and demonstrated. The proposed device makes use of a delta doping structure inducing a triangular barrier for minority carrier confinement, resulting in a high emitter injection efficiency. Based on the minority carrier transport in the bulk emitter region with drift-diffusion mechanisms, and in the triangular... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Application of a CMOS current mode approach to on-chip current sensing in smart power circuits

    Publication Year: 1995, Page(s):357 - 363
    Cited by:  Papers (14)  |  Patents (4)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (1004 KB)

    A novel accurate CMOS current sensing circuit for the protection of smart power MOS switches, using the current mode approach is proposed. It has the advantage of not requiring any passive components and it is based on a CMOS current mode building block presenting a wide frequency bandwidth as well as temperature insensitivity. Two current sensing cells are necessary to detect open load, short-cir... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Parallel resonant converter as a circuit simulation primitive

    Publication Year: 1995, Page(s):379 - 386
    Cited by:  Papers (5)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (564 KB)

    The paper presents a SPICE macromodel for a generic parallel resonant converter circuit. The model is derived from the averaged time-invariant state-space equations obtained from Fourier transform. The conditions are derived under which all but the fundamental harmonic may be discarded, and the model developed based solely on the fundamental Fourier component. The single macromodel developed has a... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Realisation of morphological operations

    Publication Year: 1995, Page(s):364 - 368
    Cited by:  Papers (3)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (368 KB)

    Multi-input min and max operators are two essential components for dilation and erosion, which are two basic building units for morphological filtering. Many of the more complicated operations of morphological filtering can be decomposed by them. The min or max operator cascades after a bit-serial adder or subtractor is equal to a dilation or erosion operator. In the paper, an efficient algorithm ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Approximations of IIR periodically time-varying digital filters

    Publication Year: 1995, Page(s):387 - 393
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (520 KB)

    The paper discusses three approximations of IIR periodically time-varying (PTV) digital filters. Two conventional approximations, i.e. time-invariant difference equation and PTV difference equation approximations are first reviewed. It turns out that computation and hardware complexity of the two approximations is in proportion to the period. To reduce the computation and hardware complexity of th... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Optimisation of high-performance gates in AlGaAs/GaAs quantum-well technology

    Publication Year: 1995, Page(s):394 - 398
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (340 KB)

    Ultra-high-speed logic gates are proposed using heterostructure field-effect transistors. A simple noise margin optimisation method is applied to improve the performance in terms of noise margin and delay. A 16-bit binary carry look-ahead adder is then used as a demonstrator circuit to show the advantages of the logic gates over the standard direct coupled FET logic implementation View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.