Piguet, C.; Narayanan, V.
Page(s): 233- 234
Digital Object Identifier 10.1109/TVLSI.2004.827390 Abstract
| Full Text: PDF (61 KB)
Rights and Permissions
Power-delay product minimization in high-performance 64-bit carry-select adders
Neve, A.; Schettler, H.; Ludwig, T.; Flandre, D.
Page(s): 235- 244
Digital Object Identifier 10.1109/TVLSI.2004.824305 Abstract
| Full Text: PDF (464 KB)
Rights and Permissions
DCG: deterministic clock-gating for low-power microprocessor design
Hai Li; Bhunia, S.; Yiran Chen; Roy, K.; Vijaykumar, T.N.
Page(s): 245- 254
Digital Object Identifier 10.1109/TVLSI.2004.824307 Abstract
| Full Text: PDF (640 KB)
Rights and Permissions
Memory energy minimization by data compression: algorithms, architectures and implementation
Benini, L.; Bruni, D.; Macii, A.; Macii, E.
Page(s): 255- 268
Digital Object Identifier 10.1109/TVLSI.2004.824304 Abstract
| Full Text: PDF (640 KB)
Rights and Permissions
Memory-access-aware data structure transformations for embedded software with dynamic data accesses
Daylight, E.G.; Atienza, D.; Vandecappelle, A.; Catthoor, F.; Mendias, J.M.
Page(s): 269- 280
Digital Object Identifier 10.1109/TVLSI.2004.824303 Abstract
| Full Text: PDF (304 KB)
Rights and Permissions
Compiler-directed scratch pad memory optimization for embedded multiprocessors
Kandemir, M.; Kadayif, I.; Choudhary, A.; Ramanujam, J.; Kolcu, I.
Page(s): 281- 287
Digital Object Identifier 10.1109/TVLSI.2004.824299 Abstract
| Full Text: PDF (512 KB)
Rights and Permissions
The effect of LUT and cluster size on deep-submicron FPGA performance and density
Ahmed, E.; Rose, J.
Page(s): 288- 298
Digital Object Identifier 10.1109/TVLSI.2004.824300 Abstract
| Full Text: PDF (568 KB)
Rights and Permissions
Trading off transient fault tolerance and power consumption in deep submicron (DSM) VLSI circuits
Maheshwari, A.; Burleson, W.; Tessier, R.
Page(s): 299- 311
Digital Object Identifier 10.1109/TVLSI.2004.824302 Abstract
| Full Text: PDF (416 KB)
Rights and Permissions
Overview of a compiler for synthesizing MATLAB programs onto FPGAs
Banerjee, P.; Haldar, M.; Nayak, A.; Kim, V.; Saxena, V.; Parkes, S.; Bagchi, D.; Pal, S.; Tripathi, N.; Zaretsky, D.; Anderson, R.; Uribe, J.R.
Page(s): 312- 324
Digital Object Identifier 10.1109/TVLSI.2004.824301 Abstract
| Full Text: PDF (624 KB)
Rights and Permissions
A CAM with mixed serial-parallel comparison for use in low energy caches
Efthymiou, A.; Garside, J.D.
Page(s): 325- 329
Digital Object Identifier 10.1109/TVLSI.2004.824298 Abstract
| Full Text: PDF (248 KB)
Rights and Permissions
IEEE International Symposium on Circuits and Systems (ISCAS 2004)
Cart
