Home  |   Login  |   Logout  |   Access Information  |   Alerts  |   Purchase History  |   Cart  |   Sitemap  |   Help   
 
Table of Contents
BROWSE SEARCH IEEE XPLORE GUIDE SUPPORT
Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on
Volume: 47  Issue: 5   Date: May 2000
Year: 
Select: 
 
Search this issue: 
   
Printer Friendly
Select All   Deselect All
Effects of transistor nonidealities on high-order log-domain ladder filter frequency responses

Leung, V.W.; Roberts, G.W.
Page(s): 373-387
Digital Object Identifier 10.1109/82.842106
Abstract  | Full Text: PDF (384 KB)
Rights and Permissions
Digitally programmable decibel-linear CMOS VGA for low-power mixed-signal applications

Elwan, H.O.; Ismail, M.
Page(s): 388-398
Digital Object Identifier 10.1109/82.842107
Abstract  | Full Text: PDF (264 KB)
Rights and Permissions
Optimum preamplification and shaping of signals delivered by photodetectors without internal amplification: a theoretical analysis

Rovati, L.
Page(s): 399-407
Digital Object Identifier 10.1109/82.842108
Abstract  | Full Text: PDF (212 KB)
Rights and Permissions
Adaptive sigma-delta modulation with one-bit quantization

Zierhofer, C.M.
Page(s): 408-415
Digital Object Identifier 10.1109/82.842109
Abstract  | Full Text: PDF (188 KB)
Rights and Permissions
Point-to-point connectivity between neuromorphic chips using address events

Boahen, K.A.
Page(s): 416-434
Digital Object Identifier 10.1109/82.842110
Abstract  | Full Text: PDF (888 KB)
Rights and Permissions
A low-power orientation-selective vision sensor

Shi, B.E.
Page(s): 435-440
Digital Object Identifier 10.1109/82.842111
Abstract  | Full Text: PDF (576 KB)
Rights and Permissions
A floating-point processor for fast and accurate sine/cosine evaluation

Paliouras, V.; Karagianni, K.; Stouraitis, T.
Page(s): 441-451
Digital Object Identifier 10.1109/82.842112
Abstract  | Full Text: PDF (368 KB)
Rights and Permissions
Modeling and optimized design of current mode MUX/XOR and D flip-flop

Alioto, M.; Palumbo, G.
Page(s): 452-461
Digital Object Identifier 10.1109/82.842113
Abstract  | Full Text: PDF (212 KB)
Rights and Permissions
A folding ADC preprocessing architecture employing a robust symmetrical number system with gray-code properties

Pace, P.E.; Styer, D.; Akin, I.A.
Page(s): 462-467
Digital Object Identifier 10.1109/82.842114
Abstract  | Full Text: PDF (1376 KB)
Rights and Permissions
A CMOS general-purpose sampled-data analog processing element

Dudek, P.; Hicks, P.J.
Page(s): 467-473
Digital Object Identifier 10.1109/82.842115
Abstract  | Full Text: PDF (356 KB)
Rights and Permissions
Four-quadrant CMOS current-mode multiplier independent of device parameters

Tanno, K.; Ishizuka, O.; Zheng Tang
Page(s): 473-477
Digital Object Identifier 10.1109/82.842116
Abstract  | Full Text: PDF (376 KB)
Rights and Permissions
A novel high-performance CMOS 1-bit full-adder cell

Shams, A.M.; Bayoumi, M.A.
Page(s): 478-481
Digital Object Identifier 10.1109/82.842117
Abstract  | Full Text: PDF (104 KB)
Rights and Permissions
Design of simultaneous sampling systems based on fractional delay Lagrange filters

Luengo, D.; Pantaleon, C.J.; Ibanez, J.; Santamaria, I.
Page(s): 482-485
Digital Object Identifier 10.1109/82.842118
Abstract  | Full Text: PDF (140 KB)
Rights and Permissions
On parallelism in the ensemble sense between time-series models and discrete wavelet transforms of stochastic signals

Veselinovic, D.; Graupe, D.
Page(s): 485-489
Digital Object Identifier 10.1109/82.842119
Abstract  | Full Text: PDF (132 KB)
Rights and Permissions
 


 
Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on
 
Learn more about IEEE Journal & Magazine subscriptions
Indexed by IEE Inspec
© Copyright 2010 IEEE – All Rights Reserved