IEEE.org| IEEE Xplore Digital Library| IEEE Standards| IEEE Spectrum| More Sites

Cart (Loading....) | Create Account | Sign In

Author Search^beta | Advanced Search | Preferences | | More Search Options

Browse Journals & Magazines > Circuits and Systems II: Expre ... Volume 60 Issue 5

Circuits and Systems II: Express Briefs, IEEE Transactions on

| Create Account

IEEE Account

Change Username/Password
Update Address

Purchase Details

Payment Options
Order History
Access Purchased Documents

Profile Information

Communications Preferences
Profession and Education
Technical Interests

Need Help?

US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060
Contact & Support

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Please enter a valid username or password.

For Institutional Users:

More Search Options

Circuits and Systems II: Express Briefs, IEEE Transactions on

Issue 5 • Date May 2013

Society Sponsor

Filter Results

You have selected:

You have selected:

Title History

Table of contents

IEEE Transactions on Circuits and Systems—II: Express Briefs publication information

A 130-nm CMOS 0.007- $\hbox {mm}^{2}$ Ring-Oscillator-Based Self-Calibrating IR-UWB Transmitter Using an Asynchronous Logic Duty-Cycled PLL

Wideband SAW-Less Receiver Front-End With Harmonic Rejection Mixer in 65-nm CMOS

Designing Harmonic-Controlled Drivers for Switching Power Amplifiers

4-Gb/s Parallel Receivers With Adaptive Far-End Crosstalk Cancellation

Capacitor-Coupled Built-Off Self-Test in Analog and Mixed-Signal Embedded Systems

Unique Measurement and Modeling of Total Phase Noise in RF Receiver

Direct Synthesis Technique for Dual-Passband Filters: Superposition Approach

VLSI Implementation of a High-Throughput Iterative Fixed-Complexity Sphere Decoder

Scaling, Offset, and Balancing Techniques in FFT-Based BP Nonbinary LDPC Decoders

A Novel VLSI DHT Algorithm for a Highly Modular and Parallel Architecture

Low-Cost FIR Filter Designs Based on Faithfully Rounded Truncated Multiple Constant Multiplication/Accumulation

Synchronization of Complex Networks With Impulsive Control and Disconnected Topology

IEEE Circuits and Systems Society Information

IEEE Transactions on Circuits and Systems—II: Express Briefs information for authors

Aims & Scope

Meet Our Editors

Further Links

IEEE Account

Purchase Details

Profile Information

Need Help?