2017 17th International Conference on Application of Concurrency to System Design (ACSD)

25-30 June 2017

Filter Results

Displaying Results 1 - 25 of 25
  • [Front cover]

    Publication Year: 2017, Page(s): c1
    Request permission for commercial reuse | |PDF file iconPDF (3702 KB)
    Freely Available from IEEE
  • [Title page i]

    Publication Year: 2017, Page(s): i
    Request permission for commercial reuse | |PDF file iconPDF (29 KB)
    Freely Available from IEEE
  • [Title page iii]

    Publication Year: 2017, Page(s): iii
    Request permission for commercial reuse | |PDF file iconPDF (70 KB)
    Freely Available from IEEE
  • [Copyright notice]

    Publication Year: 2017, Page(s): iv
    Request permission for commercial reuse | |PDF file iconPDF (126 KB)
    Freely Available from IEEE
  • Table of contents

    Publication Year: 2017, Page(s):v - vi
    Request permission for commercial reuse | |PDF file iconPDF (133 KB)
    Freely Available from IEEE
  • Message from the Program Chairs

    Publication Year: 2017, Page(s):vii - viii
    Request permission for commercial reuse | |PDF file iconPDF (99 KB)
    Freely Available from IEEE
  • Conference Organizers

    Publication Year: 2017, Page(s):ix - x
    Request permission for commercial reuse | |PDF file iconPDF (119 KB)
    Freely Available from IEEE
  • Property-Preserving Generation of Tailored Benchmark Petri Nets

    Publication Year: 2017, Page(s):1 - 8
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (288 KB) | HTML iconHTML

    Bottleneck of the validation and evaluation of analysis and verification tools for distributed systems is the shortage of benchmark problems. Specifically designed benchmark problems are typically artificial, rare, and small, and it is difficult to guarantee challenging properties of realistic benchmarks. This paper shows how to systematically construct arbitrarily complex Petri Nets with guarante... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Liveness in L/U-Parametric Timed Automata

    Publication Year: 2017, Page(s):9 - 18
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (300 KB) | HTML iconHTML

    We study timed systems in which some timing features are unknown parameters. Parametric timed automata are a classical formalism for such systems but for which most interesting problems are undecidable. Lower-bound/upper-bound parametric timed automata (L/U-PTAs) achieve decidability for reachability properties by enforcing a separation of parameters used as upper bounds in the automaton constrain... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Compositional Proofs in Differential Dynamic Logic dL

    Publication Year: 2017, Page(s):19 - 28
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (291 KB) | HTML iconHTML

    Modularity and composability are essential properties to facilitate and scale the design of cyber-physical systems from the specification of hybrid, discrete and continuous, components. Modularity is essential to break down a system model into comprehensible and manageable component specifications. Composability is essential to design a system from component models while preserving their verified ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Toward a Correct-and-Scalable Verification of Concurrent Robotic Systems: Insights on Formalisms and Tools

    Publication Year: 2017, Page(s):29 - 38
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (437 KB) | HTML iconHTML

    Formal verification of robotic functional components is extremely important. Indeed, with the growing involvement of autonomous systems in everyday life, we may no longer rely on classical testing and simulation to establish our trust in them. However, the formalization of such systems is challenging considering the various existing formalisms and their respective advantages/drawbacks. One may exp... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Refinement Checking Parameterised Quorum Systems

    Publication Year: 2017, Page(s):39 - 48
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (337 KB) | HTML iconHTML

    Many fault-tolerant algorithms are based on decisions made by a quorum of nodes. Since the algorithms are utilised in safety critical applications such as distributed databases, it is necessary to make sure that they operate reliably under every possible scenario. We introduce a generic compositional formalism, based on parameterised labelled transition systems, which allows us to express safety p... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Component-Based Simplex Architecture for High-Assurance Cyber-Physical Systems

    Publication Year: 2017, Page(s):49 - 58
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (561 KB) | HTML iconHTML

    We present Component-Based Simplex Architecture (CBSA), a new framework for assuring the runtime safety of component-based cyber-physical systems (CPSs). CBSA integrates Assume-Guarantee (A-G) reasoning with the core principles of the Simplex control architecture to allow component-based CPSs to run advanced, uncertified controllers while still providing runtime assurance that A-G contracts and gl... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Formal Design and Verification of an Asynchronous SRAM Controller

    Publication Year: 2017, Page(s):59 - 67
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (579 KB) | HTML iconHTML

    We propose a new design of an asynchronous speed-independent SRAM controller that is tolerant to variations in supply voltage and can trade off performance for power consumption. It uses the standard 6T memory cells and is more robust than a comparable speed-independent design in literature due to a delay-insensitive interface to bit-lines. Designing an asynchronous SRAM controller presents a fasc... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Plato: A Tool for Behavioural Specification of Asynchronous Circuits

    Publication Year: 2017, Page(s):68 - 73
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (418 KB) | HTML iconHTML

    Asynchronous circuits are becoming increasingly important in system design, where they orchestrate the interface between synchronous computation components and the analogue environment. However, wide adoption of asynchronous circuits by industrial users is hindered by a steep learning curve for asynchronous control models, such as Signal Transition Graphs, that are developed by the academic commun... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Xprova: Formal Verification Tool with Built-in Metastability Modeling

    Publication Year: 2017, Page(s):74 - 79
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (325 KB) | HTML iconHTML

    This paper presents Xprova, an open-source formal verification tool for multi-clock designs. Xprova is a model checker that can discover property violations caused by the incorrect implementation of clock domain crossing circuits. Unlike existing clock domain crossing verification tools, Xprova does not rely on structural or functional analysis to detect deviations from standard design practices. ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Selective Abstraction for Estimating Extra-Functional Properties in Networks-on-Chips Using ArchOn Framework

    Publication Year: 2017, Page(s):80 - 85
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (481 KB) | HTML iconHTML

    The analysis for extra-functional properties like power and performance takes a critical role in the system design workflow. Hardware-software co-simulation is one of the commonly used ways to perform this type of analysis. However, with the modern development of many-core systems the problem of scalability is becoming a bottleneck for all analysis techniques including simulation, especially when ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Process Windows

    Publication Year: 2017, Page(s):86 - 95
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (544 KB) | HTML iconHTML

    We describe a method for formally representing the behaviour of complex processes by process windows. Each window covers a part of the system behaviour, i.e. a part of the underlying transition system, and is easier to understand and analyse than the complete transition system. Process windows can overlap and have shared states and transitions so that the complete system behaviour is the union of ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Reduction of Order Structures

    Publication Year: 2017, Page(s):96 - 105
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (330 KB) | HTML iconHTML

    Relational order structures are used to describe and investigate properties of concurrent systems. To reduce the complexity of order structures, one typically considers only their essential components, which, in the case of partial orders, leads to the notion of Hasse diagrams. We lift this notion to the level of generalised mutex order structures, which are used to model not only causal dependenc... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Exploring the Potential of Instruction-Level Parallelism of Exposed Datapath Architectures with Buffered Processing Units

    Publication Year: 2017, Page(s):106 - 115
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (514 KB) | HTML iconHTML

    Recent processor architectures expose their datapaths to the compiler so that the compiler not only takes care of scheduling instructions to the available processing units but also of scheduling the data transports between the processing units. Bypassing register usage this way generally allows the compiler to improve the degree of instruction-level parallelism. However, the current compiler techn... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Backward Algorithm for the Multiprocessor Online Feasibility of Sporadic Tasks

    Publication Year: 2017, Page(s):116 - 125
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (361 KB) | HTML iconHTML

    The online feasibility problem (for a set of sporadic tasks) asks whether there is a scheduler that always prevents deadline misses (if any), whatever the sequence of job releases, which is a priori unknown to the scheduler. In the multiprocessor setting, this problem is notoriously difficult. The only exact test for this problem has been proposed by Bonifaci and Marchetti-Spaccamela: it consists ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Lock Optimization for Hoare Monitors in Real-Time Systems

    Publication Year: 2017, Page(s):126 - 135
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (2769 KB) | HTML iconHTML

    Hoare monitors are a safe concurrency abstraction built around a monitor with shared state and methods that operate on the shared state. While well-known, they have been little used as a concurrency framework in real-time systems. We describe a Hoare monitor framework called Tower developed for real-time systems programming that targets multiple real-time operating systems. Hoare monitors use coar... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Ardoises: Collaborative & Interactive Editing Using Layered Data

    Publication Year: 2017, Page(s):136 - 145
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (227 KB) | HTML iconHTML

    Ardoises is a formal modeling platform, that allows its users to collaboratively define formalisms and models of these formalisms. This article presents the algorithm and protocol used for collaborative editing. Its main characteristics are collaborative editing between several users and/or tools, interactivity with low latency through optimistic changes, and optional locking policies. The paper e... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Author index

    Publication Year: 2017, Page(s): 146
    Request permission for commercial reuse | |PDF file iconPDF (65 KB)
    Freely Available from IEEE
  • [Publisher's information]

    Publication Year: 2017, Page(s): 148
    Request permission for commercial reuse | |PDF file iconPDF (171 KB)
    Freely Available from IEEE