By Topic

Electronic Design, Test and Applications, 2002. Proceedings. The First IEEE International Workshop on

Date 29-31 Jan. 2002

Filter Results

Displaying Results 1 - 25 of 102
  • Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002

    Publication Year: 2002
    Request Permissions | PDF file iconPDF (255 KB)  
    Freely Available from IEEE
  • Author index

    Publication Year: 2002 , Page(s): 511 - 514
    Request Permissions | PDF file iconPDF (163 KB)  
    Freely Available from IEEE
  • Transmission of data/sketch through telephone lines using gapping technique via a low cost telewriting equipment

    Publication Year: 2002 , Page(s): 440 - 442
    Request Permissions | Click to expandAbstract | PDF file iconPDF (322 KB) |  | HTML iconHTML  

    Telewriting equipment is a low cost device that can transmit both voice and sketches. However, voice communication is temporarily cut off during sketch transmission. In previous research, the first author has successfully improved the equipment by interlacing the sketch with voice during the voice gap of the teleconversation. Since then, further enhancements have been added to the telewriting mach... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Signal margin analysis for DRAM sense amplifiers

    Publication Year: 2002 , Page(s): 123 - 127
    Cited by:  Papers (5)
    Request Permissions | Click to expandAbstract | PDF file iconPDF (309 KB) |  | HTML iconHTML  

    The sense amplifier (SA) design and the bit line architecture determine the minimum detectable signal limit for a dynamic random access memory (DRAM) cell readout operation. Increasing memory sizes, smaller feature sizes and lower operating voltages make it more important to understand the cell signal sensing operation, the signal of memory cells and the limiting factors. This paper presents a mea... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An intelligent system for odour discrimination

    Publication Year: 2002 , Page(s): 489 - 491
    Request Permissions | Click to expandAbstract | PDF file iconPDF (313 KB) |  | HTML iconHTML  

    The paper describes the design of an "electronic nose" - an intelligent system for discrimination of odours. The system is designed using tin-oxide semiconductor gas sensors. The sensor array produces a response vector corresponding to the type of the volatile organic vapours to which it has been exposed. The response is acquired through a 16-bit data acquisition board and displayed on the PC moni... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Multivariable predictive feedback control

    Publication Year: 2002 , Page(s): 453 - 458
    Request Permissions | Click to expandAbstract | PDF file iconPDF (349 KB) |  | HTML iconHTML  

    In this work a new method for designing predictive controllers for linear MIMO systems is presented. It uses a prediction of the process output J time intervals ahead to compute the correspondent future error. Then, the predictive feedback controller is defined by introducing a filter that weights the last w-predicted errors. In this way, the resulting control action is computed by observing the s... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Noise analysis under capacitive and inductive coupling for high speed circuits

    Publication Year: 2002 , Page(s): 365 - 369
    Request Permissions | Click to expandAbstract | PDF file iconPDF (397 KB) |  | HTML iconHTML  

    In this paper we propose a dynamic noise model to verify functional failures due to crosstalk in high-speed circuits. Conventional DC noise analysis produces pessimistic results because it ignores the fact that a gate acts as a low-pass filter. In contrast, the dynamic noise model considers the temporal property of a noise waveform and analyzes its effect on functionality. In this model, both capa... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Address and data scrambling: causes and impact on memory tests

    Publication Year: 2002 , Page(s): 128 - 136
    Cited by:  Papers (22)  |  Patents (3)
    Request Permissions | Click to expandAbstract | PDF file iconPDF (421 KB) |  | HTML iconHTML  

    The way address sequences and data patterns appear on the outside of a memory may differ from their internal appearance; this effect is referred to as scrambling, which has a large impact on the effectiveness of the used tests. This paper presents an analysis of address and data scrambling for memory chips, at the layout and at the electrical level. A method is presented to determine the data back... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Genetic algorithm application to vibration control of tall flexible structures

    Publication Year: 2002 , Page(s): 333 - 337
    Cited by:  Papers (1)
    Request Permissions | Click to expandAbstract | PDF file iconPDF (532 KB) |  | HTML iconHTML  

    Presents experimental results of a genetic algorithm (GA) application for design of industrial actuators used for vibration control of tall flexible structures. Results are compared with experimental results published previously, showing the effectiveness of this design method. The method for modeling flexible structures with distributed parameters as reduced-order models with lumped parameters, i... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Test power: a big issue in large SOC designs

    Publication Year: 2002 , Page(s): 447 - 449
    Cited by:  Papers (10)
    Request Permissions | Click to expandAbstract | PDF file iconPDF (202 KB) |  | HTML iconHTML  

    Test power relates to the power consumed during test of integrated circuits or embedded cores. Test power is now a big concern in large System-on-Chip designs. In this work, we propose to shortly review the state-of-the-art in this domain. We first survey the recent approaches proposed for minimizing test power. Next, we propose some interesting directions for the development of new low power test... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A novel analytical model for evaluation of substrate crosstalk in VLSI circuits

    Publication Year: 2002 , Page(s): 355 - 359
    Cited by:  Papers (6)
    Request Permissions | Click to expandAbstract | PDF file iconPDF (262 KB) |  | HTML iconHTML  

    Accurate and fast evaluation of substrate coupled noise has become a key-factor in today's mixed-signal RF IC design. In this work, we present efficient and closed-form analytical solutions for modeling substrate coupling in VLSI circuits. Using Maxwell's equations and the Green's theorem an integral equation for the extraction of substrate parasitic elements is developed. We utilize a fast-conver... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A novel CAM/RAM based buffer manager for next generation IP routers

    Publication Year: 2002 , Page(s): 111 - 115
    Request Permissions | Click to expandAbstract | PDF file iconPDF (1155 KB) |  | HTML iconHTML  

    This paper proposes an integrated CAM/RAM based buffer manager for next-generation IP routers. Buffer allocation. is accomplished by inspecting the length field in the IP header of an incoming packet, the wasted buffer area is optimized, and the hardware implementation is simple. The data buffer is configured according to the cumulative packet size distribution observed from the underlying network... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Reducing test power during test using programmable scan chain disable

    Publication Year: 2002 , Page(s): 159 - 163
    Cited by:  Papers (5)  |  Patents (2)
    Request Permissions | Click to expandAbstract | PDF file iconPDF (266 KB) |  | HTML iconHTML  

    A novel method for reducing average power during scan testing is presented. The flip-flops of a full-scan module. are assigned to scan chains and the vectors are reordered in such a way that some of the scan chains can have their clock disabled for portions of the test set. Disabling the clock prevents flip-flops from taking part in scan shifting, and hence reduces switching activity in the circui... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Test chirp signal generation using spectral warping

    Publication Year: 2002 , Page(s): 492 - 495
    Cited by:  Papers (2)
    Request Permissions | Click to expandAbstract | PDF file iconPDF (430 KB) |  | HTML iconHTML  

    A DSP technique that transforms a digital signal by warping the frequency axis is discussed. The technique corresponds to a mapping of the samples in the z-domain such that they are unevenly spaced around the unit circle. A spectral warping network has the property that a time-shifted impulse function is transformed into a chirp function. This can have useful applications in the analysis of the de... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Coup de fouet based VRLA battery capacity estimation

    Publication Year: 2002 , Page(s): 149 - 153
    Cited by:  Papers (4)
    Request Permissions | Click to expandAbstract | PDF file iconPDF (398 KB) |  | HTML iconHTML  

    The most important battery state of health (SOH) parameter is capacity. Capacity, the energy storage capability of a battery, is difficult to measure for the valve regulated lead acid (VRLA) battery. One of the most reliable approaches involves fully discharging the battery. However, this leaves the telecommunication system vulnerable to mains failure, is expensive and time consuming. Recently the... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Power supply circuit for high speed operation of adiabatic dynamic CMOS logic circuits

    Publication Year: 2002 , Page(s): 459 - 461
    Cited by:  Papers (1)
    Request Permissions | Click to expandAbstract | PDF file iconPDF (249 KB) |  | HTML iconHTML  

    In this paper, a power supply circuit is proposed for adiabatic dynamic CMOS logic circuits proposed by K. Takahashi et. al. With this supply circuit, the circuits can work at higher speed. In this paper, source voltage of adiabatic dynamic CMOS inverter gates is supplied by the circuit and the power consumption is examined. The results show that the gates can work with smaller power dissipation t... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Research on VHDL RTL synthesis system

    Publication Year: 2002 , Page(s): 99 - 103
    Request Permissions | Click to expandAbstract | PDF file iconPDF (231 KB) |  | HTML iconHTML  

    In this paper, we present a prototype of VHDL RTL synthesis system- VHB. This prototype can be divided into three, parts. The first part is a VHDL synthesis subset parser, the second part is an optimizer at language level, and the third part is an inferencer responsible for getting the netlist. The parser checks whether the input VHDL descriptions are in accordance with the grammar of synthesis su... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Flash memory built-in self-test using March-like algorithms

    Publication Year: 2002 , Page(s): 137 - 141
    Cited by:  Papers (23)  |  Patents (1)
    Request Permissions | Click to expandAbstract | PDF file iconPDF (255 KB) |  | HTML iconHTML  

    Flash memories are a type of non-volatile memory based on floating-gate transistors. The use of commodity and embedded flash memories are growing rapidly as we enter the system-on-chip (SOC) era. Conventional tests for flash memories are usually ad hoc-the test procedure is developed for a specific design. We propose improved March-like algorithms (i.e., March FT) for both bit-oriented and word-or... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • State transition based supervisory control for a robot soccer system

    Publication Year: 2002 , Page(s): 338 - 342
    Cited by:  Papers (6)
    Request Permissions | Click to expandAbstract | PDF file iconPDF (258 KB) |  | HTML iconHTML  

    Distributed robot control systems consist of mechanical systems powered by actuators that are under the control of computer systems that rely on sensor input, such as vision, touch and torque sensing. Often these systems are installed in production processes in which they must cooperate and collaborate with both humans and other robotic systems. This complexity requires a framework in which the ma... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A comprehensive fault model for deep submicron digital circuits

    Publication Year: 2002 , Page(s): 360 - 364
    Request Permissions | Click to expandAbstract | PDF file iconPDF (222 KB) |  | HTML iconHTML  

    Identifies the broad categories of defects which need to be considered in DSM technologies. We show that many of these defects cannot be detected using existing fault models and test approaches, and propose a new fault model for DSM circuits which incorporates logic levels as well as path delay information to deal with both functionality and performance. We show that tests derived using this model... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Observer-based test of analog linear time-invariant circuits

    Publication Year: 2002 , Page(s): 13 - 17
    Request Permissions | Click to expandAbstract | PDF file iconPDF (375 KB) |  | HTML iconHTML  

    An observer-based test methodology is proposed for detecting parametric faults in analog linear time-invariant circuits. A Kalman filter is used to reduce the measurement noise. Experiments conducted on an analog circuit are used to test the viability of the test methodology. The paper also discusses some inherent limitations of analog test in general. We show that, in the analog test domain, a fa... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • On-line diagnosis and reconfiguration of FPGA systems

    Publication Year: 2002 , Page(s): 291 - 296
    Cited by:  Papers (4)  |  Patents (1)
    Request Permissions | Click to expandAbstract | PDF file iconPDF (316 KB) |  | HTML iconHTML  

    Fault tolerance is becoming an important issue for the effective use of FPGA-based architectures in mission-critical applications. This paper introduces an innovative approach to design FPGA systems with on-line diagnosis and reconfiguration, at a limited cost in terms of FPGA redundant resources and interconnections. The technique is based on high-level synthesis of the self-checking datapath to ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A novel compound type resonant rectifier topology

    Publication Year: 2002 , Page(s): 428 - 430
    Request Permissions | Click to expandAbstract | PDF file iconPDF (820 KB) |  | HTML iconHTML  

    A novel topology and its control scheme for an improved performance resonant rectifier are presented in this paper. The topology has the advantage of operating in the lagging power factor mode throughout the entire range of input voltage and/or load variation, dispensing with the need of a device snubber. Only two active switches are required because of the half-bridge configuration. The converter... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • MIMO transmit optimization for wireless communication systems

    Publication Year: 2002 , Page(s): 33 - 37
    Cited by:  Papers (11)  |  Patents (22)
    Request Permissions | Click to expandAbstract | PDF file iconPDF (287 KB) |  | HTML iconHTML  

    In this paper we introduce a new transmit and receive structure for multiple input multiple output (MIMO) wireless communications. The major advantage of our structure is that no MIMO signal processing is required at the receiver and therefore a simplified receiver structure is possible. We envisage that our technique could be utilized in the downlink of a wireless communications system, with V-BL... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Test socket chip for measuring dark currents in IR FPA

    Publication Year: 2002 , Page(s): 167 - 171
    Cited by:  Papers (1)
    Request Permissions | Click to expandAbstract | PDF file iconPDF (384 KB) |  | HTML iconHTML  

    A test socket chip for measuring dark currents of infrared (IR) detectors in a focal plane array (FPA) is presented in this paper. A calibration scheme adopted in this chip to cancel the leakage current due to OFF-state MOS switches tied to the measuring path is also demonstrated View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.