IEEE.org| IEEE Xplore Digital Library| IEEE Standards| IEEE Spectrum| More Sites

Cart (Loading....) | Create Account | Sign In

Author Search^beta | Advanced Search | Preferences | | More Search Options

Browse Conference Publications > Design Automation Conference, ...

Design Automation Conference, 1991. 28th ACM/IEEE

| Create Account

IEEE Account

Change Username/Password
Update Address

Purchase Details

Payment Options
Order History
Access Purchased Documents

Profile Information

Communications Preferences
Profession and Education
Technical Interests

Need Help?

US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060
Contact & Support

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Please enter a valid username or password.

For Institutional Users:

More Search Options

Design Automation Conference, 1991. 28th ACM/IEEE

Date 17-21 June 1991

Quick Links

Filter Results

You have selected:

You have selected:

You have selected:

Title History

28th ACM/IEEE Design Automation Conference [front matter]

Reviewers

Cost constrained optimal architectural synthesis

Synthesis of application-specific multiprocessor architectures

Constraint improvements for MILP-based hardware synthesis

ILLIADS: a new fast MOS timing simulator using direct equation-solving approach

ADAPTS: a digital transient simulation strategy for integrated circuits

Efficient simulation of bipolar digital ICs

Topological routing in SURF: generating a rubber-band sketch

Routability of a rubber-band sketch

Novel routing schemes for IC layout part I: two-layer channel routing

A new hypergraph based rip-up and reroute strategy

Constrained via minimization with practical considerations for multi-layer VLSI/PCB routing problems

Logic synthesis for efficient pseudoexhaustive testability

Correlation-reduced scan-path design to improve delay fault coverage

Robust delay-fault test generation and synthesis for testability under a standard scan design methodology

The interdependence between delay-optimization of synthesized networks and testing

A technology mapping method based on perfect and semi-perfect matchings

Layout driven technology mapping

An ECL logic synthesis system

Timing optimization on mapped circuits

Channel density reduction by routing over the cells

New algorithm for over-the-cell channel routing using vacant terminals

Routing the 3-D chip

Algorithms for fast, memory efficient switch-level fault simulation

IEEE Account

Purchase Details

Profile Information

Need Help?