Date 17-20 Sept. 2000
Filter Results
Displaying Results 1 - 25 of 95
-
2000 International Conference on Computer Design [front matter]
|
PDF (405 KB)
-
-
-
The future of populist parallelism
|
PDF (19 KB)
-
Author index
|
PDF (166 KB)
-
DRAM-page based prediction and prefetching
|
PDF (728 KB)
-
Rethinking behavioral synthesis for a better integration within existing design flows
|
PDF (532 KB)
-
Hybridizing and coalescing load value predictors
|
PDF (1116 KB)
-
-
-
-
Symbolic binding for clustered VLIW ASIPs
|
PDF (604 KB)
-
A register file with transposed access mode
|
PDF (148 KB)
-
Multilevel reverse-carry adder
|
PDF (516 KB)
-
Synthesis and optimization of interface hardware between IP's operating at different clock frequencies
|
PDF (560 KB)
-
The 2-way thrashing-avoidance cache (TAC): an efficient instruction cache scheme for object-oriented languages
|
PDF (456 KB)
-
Dynamic flip-flop with improved power
|
PDF (224 KB)
-
Buffer library selection
|
PDF (504 KB)
-
-
-
-
-
On integrating a proprietary and a commercial architecture for optimal BIST performances in SoCs
|
PDF (176 KB)
-
SCIMA: Software controlled integrated memory architecture for high performance computing
|
PDF (580 KB)
-


