By Topic

Electronics, Circuits and Systems, 1998 IEEE International Conference on

Date 7-10 Sept. 1998

Go

Filter Results

Displaying Results 1 - 25 of 123
  • 1998 IEEE International Conference on Electronics, Circuits and Systems [front matter]

    Page(s): i - C
    Save to Project icon | Request Permissions | PDF file iconPDF (1286 KB)  
    Freely Available from IEEE
  • Author index

    Page(s): 561 - 569
    Save to Project icon | Request Permissions | PDF file iconPDF (432 KB)  
    Freely Available from IEEE
  • RISC-based coprocessor with a dedicated VLSI neural network

    Page(s): 281 - 283 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (232 KB)  

    In this paper, a multilayer perceptron, so called the DMNN (Digital Multilayer Neural Network), is designed in VLSI. The DMNN has a modular architecture leading to an effective hardware implementation of multiple multilayer perceptrons. Any size of the DMNN can be built using basic modules implemented using FPGAs. The architecture of a RISC-based coprocessor including the DMNN unit, a control and interface unit, a memory unit, etc., is also developed. The coprocessor is modeled in VHDL and synthesized. Pattern recognition problems are applied to the DMNN coprocessor to justify its applicability to real engineering problems View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A digital engineering curriculum with integrated, Windows-based EDA tools

    Page(s): 425 - 428 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (412 KB)  

    The move to the Windows NT operating system by the University Computing Service, was an excellent opportunity for the Electronic Engineering Department at Kent to develop a new digital engineering curriculum, which closely integrated EDA tools and multi-media courseware into the syllabus. This paper examines the development of the curriculum and describes the software that has been integrated including tools for schematic capture, logic simulation, VLSI design and high-level simulation. The advantages of closely integrating computer based teaching with conventional lecture based material are described View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • The use of a noise stimulus in ADC characterization

    Page(s): 457 - 460 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (328 KB)  

    In this paper the stationary transfer function of an A/D converter (ADC) is determined through the use of a noise stimulus and the histogram test. Results of the application of this method to both simulated and real converters are shown. A justification for the choice of a normal distributed noise is also given View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design of equiripple stopband even and odd order linear phase IIR filters

    Page(s): 491 - 494 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (240 KB)  

    This paper presents a method for designing even and odd order, equiripple stopband, arbitrary passband amplitude, perfect linear phase IIR transfer functions with mirror image pole pairs around the unit circle in the z-plane. Starting from a suitable nonlinear phase subfilter, the perfect linear phase transfer function is derived using an auxiliary allpass function in the transformed frequency domain. Design examples of passband flat amplitude lowpass filters are also shown View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Software lab for semiconductor device characterization

    Page(s): 317 - 320 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (244 KB)  

    We have developed a software system for obtaining physical and electrical concepts of semiconductor devices and named it `SLSD' (Software Lab for Semiconductor Devices). This work has been based on the following points: 1) use of new formulas for finite differentiation; 2) use of a matrix form for differentiation operators in differential equations. By virtue of these, we can organize the software system as a software lab; that is, a collection of small discrete programs that can used by students together to do desired simulations. The two main transport models, classical model based on Shockley-Reid equations and semiclassical model based on Boltzmann equation as well as a Schrodinger equation solver and a Laplace solver have been installed in this lab. One can do many different experiments in this lab. These experiments cover a wide range of interesting matters in the field. We briefly explain six topical experiments in this paper View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An electrically adjustable equalizer for very high bit rate transmission systems based on dispersion supported transmission

    Page(s): 193 - 196 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (280 KB)  

    This paper presents an electrical equalizer suitable for optical communications systems using the standard single mode fibre (SMF) and based on dispersion supported transmission (DST). It is shown that using the electrical equalizer and the DST technique it is possible to transmit at very high bit rates (20 Gbit/s) and long distances (40 km), well beyond the dispersion limit. The equalizer was designed using a GaAs monolithic technology and has the main advantages of being electrically adjustable, a good input and output impedance match and also a small size View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Low-power macro-cells for pulse code arithmetic

    Page(s): 289 - 292 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (304 KB)  

    This paper presents low-power macro-cells for pulse code arithmetic in neuromorphic systems based on stochastic pulse coded signals. By using a dynamic error-correction technique, square-root extraction can be performed with good accuracy. The cells have been fabricated in a 2 μ process, and are presented along with real-world measurement results, showing the feasibility of the methods View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Image compression using a mixed-transform technique and vector quantization

    Page(s): 511 - 514 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (444 KB)  

    A new technique for lossy image compression is proposed. The technique is based on the wavelet transform of the original image combined with the discrete cosine transform of the low-frequency scaling coefficients. The remaining wavelet coefficients are compressed using vector quantization. The technique was tested on a series of facial images and the results obtained indicate an average peak-signal-to-noise ratio of 34 dB at an average compression ratio of 60:1. Comparisons with other known coders have shown that the compression performance of the proposed technique is better than that of the JPEG coder and comparable with that of the EZW and SPIHT coders View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An experimental course on digital communications

    Page(s): 321 - 324 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (328 KB)  

    In this paper a laboratory course on digital communications is presented. This course has been designed for medium degree professionals in the telecommunications field, and it is based on training equipment developed to change the usual theoretical classrooms for laboratory seminars View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Surveying the pipeline temperature and pressure profile using an in-line acquisition tool

    Page(s): 263 - 266 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (276 KB)  

    Pipelines are the most common way to transport oil and gas products. Any defect which affects integrity of the pipeline can lead to service disruptions and increases the risk of damage to the environment. Considerable efforts have been made in order to increase the useful life of those pipes, specially through long term control programs. Pressure and temperature studies throughout a pipeline can give us important data for the understanding of physical, chemical and mechanical processes that may cause damage to the pipelines. The present work consists of the development of a special tool (software and hardware) which allows us to get those important data View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Testing of dynamic quality of AD modules with standard interfaces and problems connected with it

    Page(s): 461 - 464 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (536 KB)  

    The undefined (or insufficiently defined) parameters of dynamic quality of AD modules and a dependence on EMC conditions complicate their usage in many cases. Problems connected with measurement of these parameters and the feasibility of their solution are described here. The question the authors consider are how to suppress or to correct the test signal distortion and how to estimate the EMC influence on the tested parameters of AD modules View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Some studies of European Portuguese nasal vowels using an articulatory synthesizer

    Page(s): 507 - 510 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (368 KB)  

    In this paper we present some details of our work in the study of European Portuguese nasal vowels using an articulatory synthesizer. In the first part of the paper we describe some of the articulatory synthesizer characteristics motivated by the particularities of our object of study. In the second part we describe the realization of some experiments using the synthesizer. Experiments address the problems of: (1) static versus dynamic configurations in production of nasal vowels; (2) the relevance of the nostril radiated flux in the perception of nasality; and (3) the effect of nasal passage blocking in the perception of nasality. Results reported are preliminary due to the small number of tests performed View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design of optimum high order crossover coefficients

    Page(s): 19 - 22 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (240 KB)  

    Frequency dividing of signal by crossover is used sometimes for different analog and digital processing. This paper shows conditions for minimum crossover influence to transferred signal. By this way the optimum coefficients are derived for high order transfer functions of low-pass and high-pass crossover filters. This solution offers the zero magnitude and minimum phase influence. A discussion of this phase influence is shown also View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An integrated narrow band, high resolution synthesizer

    Page(s): 37 - 40 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (340 KB)  

    A frequency synthesizer employing a new digital frequency measurement method in a feedback loop is described. The synthesizer features high frequency resolution and a high operating frequency. The mostly digital nature of the synthesizer and relaxed voltage controlled oscillator requirements also make the synthesizer suitable for integration. Models for the synthesizer are developed and experimental results from a prototype are given View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • General purpose neuroemulator architecture: design and VHDL simulation

    Page(s): 293 - 296 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (344 KB)  

    A new SIMD architecture for artificial neural network emulation, based on bus segmentation, is proposed. As demonstration, we implement on this architecture the well known multilayer perceptron with backpropagation learning. VHDL simulations are carried out, being compared to simulations on a general purpose computer. System scalability (performance in relation to the number of processing units included) is analysed. This architecture is being now implemented by means of FPGA devices; results for an arithmetic unit are already provided View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Bidirectional systolic arrays for digital recursive filters

    Page(s): 499 - 502 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (372 KB)  

    Bidirectional systolic convolution arrays have interesting features for the realization of recursive filters, but are inefficient in what concerns the throughput rate and the utilization of computational resources. In this paper, we derive efficient bidirectional systolic arrays for uni-dimensional and two-dimensional recursive filters, by interleaving the computation of non-recursive and recursive parts of the filters and by using iteration and retiming techniques. These systolic arrays require a minimum number of multipliers and allow a sampling rate that is bounded by twice the time of a multiplication. We also discuss the design of fine-grain bidirectional systolic arrays, for applications that require high throughput rates View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Recent advances in 40 Gb/s digital functions for high bit rate telecommunication applications

    Page(s): 389 - 392 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (312 KB)  

    This contribution presents a new set of digital ICs dedicated to optical fibre links, realised using a qualified GaAs P-HEMT technology with 0.25 μm gate length. The ICs include 2:1 selectors, 1:2 DEMUXes, D-flip-flops, dividers by 2, operating at bit-rates up to 40 Gb/s. Applications include high speed optical fibre systems. These circuits may also be considered as basic building blocks for future higher complexity digital functions View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Affordable tools for teaching embedded systems

    Page(s): 329 - 332 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (428 KB)  

    Teaching embedded systems requires the choice of suitable tools, Factors such as cost and reliability can play an important role in the decision that affect students access to the equipment, conditioning their performance and enthusiasm. A possible option, which we advocate in this paper, is the in-house development of low-cost solutions, providing access to laboratory equipment without major restrictions, encouraging the interest for electronics and self-study. Several tools for teaching embedded systems are presented. These share the same characteristics, namely the fact that they are relatively easy to develop, and that they are inexpensive View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A high frequency harmonic VCO with an artificial varactor

    Page(s): 161 - 164 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (256 KB)  

    A tunable LC-oscillator utilising an artificial varactor is presented in this paper. The proposed variable capacitor is based on the well-known Miller effect. A theoretical model is developed to study the capacitance tuning range and the corresponding Q-value. Most radio frequency harmonic voltage-controlled oscillators are tuned by changing the capacitance of a pn-junction diode. The inadequate capacitance tuning range of the pn-junction diode severely limits the achievable frequency tuning range of the oscillator. By using an artificial varactor based on the Miller capacitance, the frequency tuning range is enhanced significantly. The proposed LC-VCO has a tuning range of 1.7-2.2 GHz View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Giant magnetoresistive sensors for rotational speed control and current monitoring applications

    Page(s): 267 - 269 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (244 KB)  

    Giant magnetoresistance sensors for rotational speed control (0-3200 rpm, anti-blocking system) and for current monitoring (0-2000 A) were fabricated and tested. A bridge design is used, where the individual sensors are spin valves (sv) with dimensions 200×3 μm2. The ABS sensor uses flux guides for two of the sv elements, and has the other two sv's inactivated, leading to a square wave output response to a magnetized wheel with n N-S poles (±0.2 V, rise time <30 μs at 320 rpm). The analog current monitoring system consists of 4 unshielded sv elements where 2 are inactivated. The sensor was tested for high current monitoring (0-2000 A AC, 50 Hz). It shows less than ±1.5% linearity deviation in this current range and a resolution of 35 μV rms/A for a sense current of 14 mA View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design of low voltage BiCMOS power amplifiers for wireless communications

    Page(s): 41 - 44 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (264 KB)  

    This paper describes a design technique for low voltage RF power amplifiers aimed at wireless communications. A power amplifier prototype was designed using this technique for a standard 0.8 μm BiCMOS process. The circuit presents a small signal gain of 24.3 dB. Its output power is 27 dBm with a gain of 20.3 dB when biased with 3 V power supply at 1.9 GHz View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An asynchronous pulse neural network model and its analog IC implementation

    Page(s): 301 - 304 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (348 KB)  

    Prototype neuron and axon circuits for the asynchronous pulse neural network model are fabricated with 1.2 μm CMOS technology and tested. The neuron circuit can function as both of a coincidence detector and an integrator. These opposite neuronal functions can be controlled by changing the internal time constants through the external voltages. The axon circuit, which mimics axonal, dendritic and synaptic delays, realizes pulse delay. The delay time can be continuously controlled by the external voltage View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Pipelined modified Booth multiplication

    Page(s): 51 - 54 vol.3
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (276 KB)  

    A pipelined modified Booth multiplication is proposed to enhance the power performance ratio of 2's complement multiplication. The system architecture of the proposed scheme is catered for VLSI implementation. It is designed with the merit of low power consumption achieved by reducing the number of adders required. Only half of the adders are required compared with the traditional pipelined multiplier View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.