IEEE Design & Test

Issue 1 • Feb. 2018

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options for this item are unavailable. Select items are only available as part of a subscription package. You may try again later or contact us for more information.

Filter Results

Displaying Results 1 - 23 of 23
  • [Front cover]

    Publication Year: 2018, Page(s): C1
    Request permission for commercial reuse | |PDF file iconPDF (184 KB)
    Freely Available from IEEE
  • [Front inside cover]

    Publication Year: 2018, Page(s): C2
    Request permission for commercial reuse | |PDF file iconPDF (59 KB)
    Freely Available from IEEE
  • IEEE Design&Test publication information

    Publication Year: 2018, Page(s): 1
    Request permission for commercial reuse | |PDF file iconPDF (2517 KB)
    Freely Available from IEEE
  • Table of contents

    Publication Year: 2018, Page(s):2 - 3
    Request permission for commercial reuse | |PDF file iconPDF (279 KB)
    Freely Available from IEEE
  • Design and Test of Energy-Efficient, High-Performance, and Secure Computing Technologies via Accelerators

    Publication Year: 2018, Page(s): 4
    Request permission for commercial reuse | |PDF file iconPDF (90 KB) | HTML iconHTML
    Freely Available from IEEE
  • Guest Editors’ Introduction: Hardware Accelerators for Data Centers

    Publication Year: 2018, Page(s):5 - 6
    Request permission for commercial reuse | |PDF file iconPDF (52 KB) | HTML iconHTML
    Freely Available from IEEE
  • A Memory Centric Architecture of the Link Assessment Algorithm in Large Graphs

    Publication Year: 2018, Page(s):7 - 15
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (880 KB)

    Link Assessment is a commonly used algorithm for similarity detection in large graphs. This article proposes a custom hardware architecture that achieves substantially better performance and energy efficiency compared to existing architectures.—Mustafa Ozdal, Bilkent University View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • CPU-FPGA Coscheduling for Big Data Applications

    Publication Year: 2018, Page(s):16 - 22
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (316 KB)

    FPGA accelerators integrated with general-purpose CPUs have brought opportunities to improve energy efficiency of data center workloads. This article addresses the problem of coordination between FPGAs and multicore CPUs for big data applications. —Mustafa Ozdal, Bilkent University View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Designing for FPGAs in the Cloud

    Publication Year: 2018, Page(s):23 - 29
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (384 KB)

    This article proposes a flow to provision FPGAs from a pool of cloud resources. The proposed flow can lead to more efficient sharing of limited FPGA resources by enabling FPGA development and simulation in virtual machines. —Mustafa Ozdal, Bilkent University View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • FASTEN: An FPGA-Based Secure System for Big Data Processing

    Publication Year: 2018, Page(s):30 - 38
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (2482 KB)

    In cloud computing framework, the data security and protection is one of the most important aspects for optimization and concrete implementation. This paper proposes a reliable yet efficient FPGA-based security system via crypto engines and Physical Unclonable Functions (PUFs) for big data applications. Considering that FPGA or GPU-based accelerators are popular in data centers, we believe the pro... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • ZeNA: Zero-Aware Neural Network Accelerator

    Publication Year: 2018, Page(s):39 - 46
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (435 KB)

    It has been observed that the majority of the kernel weights and input activations in the state-of-the-art convolution neural networks (CNNs) have zero values. This article proposes a CNN hardware accelerator that exploits this property to achieve significant performance and energy improvements. —Mustafa Ozdal, Bilkent University View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Emerging Accelerator Platforms for Data Centers

    Publication Year: 2018, Page(s):47 - 54
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (465 KB)

    CPU and GPU platforms may not be the best options for many emerging compute patterns, which led to a new breed of emerging accelerator platforms. This article gives a comprehensive overview with a focus on commercial platforms. —Jörg Henkel, Karlsruhe Institute of Technology View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Thermal Modeling and Validation of a Real-World Mobile AP

    Publication Year: 2018, Page(s):55 - 62
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (3173 KB)

    Thermal issues are plaguing high-performance systems because of their high power consumption, and mobile systems because of their form factor and compactness. Researchers have developed tools and design methodologies to model, predict, and optimize thermal aspects, but it has remained a challenge to validate them against real systems. This paper is valuable by focusing on a commercial mobile appli... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Fast and Jitter-Modulation Free Jitter Tolerance Estimation Technique for Bang- Bang CDRs

    Publication Year: 2018, Page(s):63 - 73
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (1547 KB)

    Analysis of jitter tolerance of CDR circuit is important for high-speed serial link design. This article presents a simple yet effective method for evaluating the tracking capability of CDR, which is applied to the analysis.—Youngsoo Shin, KAIST View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Identifying and Eliminating Side-Channel Leaks in Programmable Systems

    Publication Year: 2018, Page(s):74 - 89
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (835 KB)

    Side-channels in ICs and systems have been shown to leak sensitive information. This paper shows the various side channels and approaches to mitigating these side channels. —Ramesh Karri, New York University View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Secure and Resilient Industrial Control Systems

    Publication Year: 2018, Page(s):90 - 94
    Request permission for commercial reuse | Click to expandAbstract |PDF file iconPDF (268 KB)

    Industrial control systems (ICSs) are special purpose networked computing systems used to implement control processes and management operations. Their design, which enables realtime operation as well as continuous operation under failures, has made them attractive for the management and control of critical infrastructures, such as power, water supply, and transport infrastructures. Their increasin... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • The 2017 Embedded Systems Week (ESWEEK)

    Publication Year: 2018, Page(s):95 - 96
    Request permission for commercial reuse | |PDF file iconPDF (78 KB) | HTML iconHTML
    Freely Available from IEEE
  • 25th IFIP/IEEE Conference on Very Large Scale Integration (VLSI-SoC 2017)

    Publication Year: 2018, Page(s):97 - 98
    Request permission for commercial reuse | |PDF file iconPDF (116 KB) | HTML iconHTML
    Freely Available from IEEE
  • CEDA Currents

    Publication Year: 2018, Page(s):99 - 101
    Request permission for commercial reuse | |PDF file iconPDF (144 KB) | HTML iconHTML
    Freely Available from IEEE
  • TTTC Newsletter

    Publication Year: 2018, Page(s):102 - 103
    Request permission for commercial reuse | |PDF file iconPDF (146 KB) | HTML iconHTML
    Freely Available from IEEE
  • Technobabble

    Publication Year: 2018, Page(s): 104
    Request permission for commercial reuse | |PDF file iconPDF (56 KB) | HTML iconHTML
    Freely Available from IEEE
  • [Back inside cover]

    Publication Year: 2018, Page(s): C3
    Request permission for commercial reuse | |PDF file iconPDF (277 KB)
    Freely Available from IEEE
  • [Back cover]

    Publication Year: 2018, Page(s): C4
    Request permission for commercial reuse | |PDF file iconPDF (388 KB)
    Freely Available from IEEE

Aims & Scope

IEEE Design & Test offers original works describing the models, methods and tools used to design and test microelectronic systems from devices and circuits to complete systems-on-chip and embedded software. The magazine focuses on current and near-future practice, and includes tutorials, how-to articles, and real-world case studies. The magazine seeks to bring to its readers not only important technology advances but also technology leaders, their perspectives through its columns, interviews and roundtable discussions. Topics include semiconductor IC design, semiconductor intellectual property blocks, design, verification and test technology, design for manufacturing and yield, embedded software and systems, low-power and energy efficient design, electronic design automation tools, practical technology, and standards.  

It was published as IEEE Design & Test of Computers between 1984 and 2012.

Full Aims & Scope

Meet Our Editors

Editor-in-Chief
Joerg Henkel
Chair for Embedded Systems (CES)
Karlsruhe Institute of Technology (KIT)