By Topic

Advances in Recent Technologies in Communication and Computing (ARTCom 2011), 3rd International Conference on

Date 14-15 Nov. 2011

Filter Results

Displaying Results 1 - 25 of 59
  • Front cover

    Publication Year: 2011 , Page(s): c1
    Save to Project icon | PDF file iconPDF (34 KB)  
    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Table of contents

    Publication Year: 2011 , Page(s): 1 - 4
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (47 KB)  

    The following topics are dealt with: video signal processing; traffic engineering computing; field programmable gate array; medical computing; MANET; computer network security; image processing; remote sensing; cryptography; signal processing; multipliers; cloud computing; wireless sensor network; and natural language processing. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Neural Network based approach for MPEG video traffic prediction

    Publication Year: 2011 , Page(s): 1 - 6
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (1182 KB)  

    In the near future, video is going to be the major Internet traffic and the most popular standard used to transport and view video is MPEG. The MPEG traffic is VBR (variable bit rate) traffic & in the form of a time-series representing frame/VOP (video object planes) sizes. Video traffic prediction and modeling is important in enhancing the reliable operation over these networks. In this paper, the MPEG-4 VBR video traffic is predicted by ANN (Artificial Neural Network). The arm is to predict the future frame of video stream. In single frame prediction problem, the information of previous frame sizes is used to predict the next frame size of the sequence. As a tool for the prediction, we use neural network - multilayer perception feed forward neural network. (FMLP). The prediction results of neural network have compared with the traditional averaging method. The results show that the neural approach is best as compared to averaging approach. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Detection of Wormhole attacks in Wireless Sensor Network

    Publication Year: 2011 , Page(s): 7 - 14
    Cited by:  Papers (1)
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (639 KB)  

    The Wireless Sensor Networks are typically deployed in ubiquitous and pervasive applications that make them susceptible to various forms of security attacks. In addition, the limited battery, processing and memory powered sensor nodes make it difficult to devise the security protocols that are inherently resource intensive. One of the potent forms of attacks is the Wormhole attacks a Denial of Service attack on the network layer. In this paper, we investigate the techniques to deal with wormhole attacks and propose a simple yet attractive approach for wormhole detection. Our approach is based on the analysis of the statistics of the sent and the received number of packets by each node m the network. To prevent the malicious nodes from modifying the contents of the packets, we also propose an approach to generate a unique key between the nodes and the base station that may further be used in the ciphering operations. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • FPGA realization of spectrum sensing based on Bayesian framework for cognitive radio network

    Publication Year: 2011 , Page(s): 15 - 19
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (1140 KB)  

    In this paper, spectrum sensing is based on Energy detection in the frequency domain with Bayesian criterion. The sensing performance is analyzed using Monte-Carlo methods. In practice, the performance of the single node degrades due to noise effects in the channel such as fading, shadowing, and the receiver uncertainty. So, we have mitigated these effects using cooperative sensing and compare the results with single node. The simulation result discloses that the proposed detection algorithm can detect noisy signals of signal to noise ratio (SNR) up to -21dB using single node, -26dB using five nodes in cooperation at required probability of detection and false alarm probability (Pd ≥ 0.9 and Pf ≤ 0.1). The single node sensing algorithm is also implemented in Virtex-4 (XC4VSX35-FFG668-10) Field Programmable Gate Array (FPGA). View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Eigen values and vectors computations on Virtex-5 FPGA platform cyclic Jacobi's Algorithm using systolic array architecture

    Publication Year: 2011 , Page(s): 20 - 24
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (998 KB)  

    The parallel iterative algorithms are the major advancements in the field of computing. These algorithms lead to efficient usage of hardware as well as obtaining faster results. In this paper, we describe architecture to compute eigen values and eigen vectors of a matrix having dimensions up to 50 × 50 using cyclic Jacobi's Algorithm. Systolic array architecture is used to apply it to matrices of larger dimensions. We have implemented the architecture on FPGA Vertex-5 that takes about 8059 LUT slices out of 69120 slices for matrices of dimensions 50 × 50. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A 16nm SRAM design for low power and high read stability

    Publication Year: 2011 , Page(s): 25 - 31
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (1003 KB)  

    SRAM memory design in nanoscale regime has become increasingly challenging due to the reducing noise margins and increased sensitivity to threshold voltage variations. To overcome these challenges, different memory cells have been proposed for SRAMs with different transistor structures. These designs improve the cell stability in the subthreshold regime but suffer from bitline leakage noise, placing constraints on the number of cells shared by each bitline. In this paper, we propose a novel 11T SRAM cell topology which achieves cell stability as well as prevents bitline leakage. In addition to that, the proposed cell shows appreciable improvement in the dynamic power consumption. The HSPICE simulation and analysis at a 16nm feature size in CMOS process shows that the bitline leakage power consumption of the proposed 11T SRAM cell is reduced by 38% and the dynamic power consumption is reduced by 54% when compared to the existing 10T SRAM cell, while maintaining the read static noise margin nearly twice that of conventional 6T SRAM circuit. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A new technique to solve minimum spanning tree (MST) problem using Modified Shuffled Frog-Leaping Algorithm (MSFLA) with GA cross-over

    Publication Year: 2011 , Page(s): 32 - 35
    Cited by:  Papers (1)
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (120 KB)  

    A minimum spanning tree (MST) of a connected, weighted (non-negative), undirected graph G = (V,E) is such that vertices of the graph G is connected by edges which have minimum weight and it forms a tree. Finding the MST from a graph is a NP-hard problem. In this paper a new technique is proposed to solve MST problem using Modified Shuffled Frog- Leaping Algorithm (MSFLA) with Genetic Algorithm (GA) cross-over. SFLA is a meta-heuristic search method inspired by natural memetics. It combines the benefits of both meme-based Memetic Algorithm (MA) and social behaviour based Particle Swarm Optimization (PSO). In this paper some modification of SFLA is done and applied it to MST problem. Extensive experimental results show that the algorithm performs very well compare to other algorithms and gives accurate results with minimum no of iterations. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Mitigation of voltage sags and voltage swells by Dynamic Voltage Restorer

    Publication Year: 2011 , Page(s): 36 - 40
    Cited by:  Papers (1)
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (1388 KB)  

    Modern industrial processes are based on a large amount of electronic devices such as programmable logic controllers and adjustable speed drives. Unfortunately, electronic devices are sensitive to disturbances, and thus, industrial loads become less tolerant to power quality problems such as voltage sags, voltage swells, and harmonics. The dynamic voltage restorer (DVR) has become popular as a cost effective solution for the protection of sensitive loads from voltage sags and swells. This paper deals with modeling and simulation of a Dynamic Voltage Restore (DVR) for mitigation of voltage sags and voltage swells. The control of the compensation voltages in DVR based on d-q-0 algorithm is discussed. Effectiveness of proposed technique is investigated through computer simulation by using MATLAB/SIMULNK software. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • De-noising of EEG signals using Bayes Shrink based on Coiflet Transform

    Publication Year: 2011 , Page(s): 41 - 46
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (712 KB)  

    The Electroencephalogram (EEG) is a biological signal that represents the electrical activity of the brain. However, the presence of artifacts like Electro-oculogram (EOG), Electrocardiogram (ECG), Electromyogram (EMG) and power-line noise in the EEG signal is a major problem in the study of brain potentials. Hence, these superfluous signals are needed to be removed. There are various methods for removal of artifacts. This paper discusses a wavelet-based approach for correcting the artifacts generated by eye blinks, eyeball movements and facial muscle movements in EEG using threshold called Bayes Shrink based on Coiflet Transform. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Performance analysis of coded- OFDM with ICI due to frequency offset

    Publication Year: 2011 , Page(s): 47 - 50
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (832 KB)  

    In wireless communication, parallel transmission of symbols using multi carriers is applied to achieve high efficiency in terms of throughput and better transmission quality. Orthogonal Frequency Division Multiplexing (OFDM) is one of the techniques for parallel transmission, hi multipath environment the performance of orthogonal frequency division multiplexing (OFDM) is improved by introducing some kind of channel coding. Coded OFDM (COFDM) is the new candidate for application such as DAB and DVB-T due to its better performance in fading environment. However due to lack of synchronization in transmitter and receiver, there may be a offset in transmitted and receiver frequencies which leads to degradation of orthogonality between transmit and receive pulse. Frequency offset causes inter carrier interference (ICI). In this paper our aim is to evaluate the performance of COFDM system in presence of frequency offset. COFDM is generated as per IEEE 802.11a specifications and Reed Solomon (RS) codes along with convolution codes are used for channel coding purpose. Channel used for consideration is AWGN. The performance is evaluated m terms of ICI value and BER. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Modeling of carbon nanotube based device and interconnect using Verilog-AMS

    Publication Year: 2011 , Page(s): 51 - 55
    Cited by:  Papers (1)
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (1199 KB)  

    As the scaling of Si MOSFET approaches its limit, new alternatives are being explored to overcome these limitations. Carbon nanotube field-effect transistor (CNTFET) and carbon nanotube (CNT) interconnects are the most promising candidates for post-silicon era of integrated circuits. This paper deals with the circuit- compatible modeling of ambipolar CNTFET which demonstrates p-type or n-type switching behavior depending upon the polarity-gate voltage, and the compact modeling of CNT interconnect. The model is implemented in Verilog-AMS and the designs are simulated in SPICE. The performance of CNTFET and CNT interconnect have been investigated in high performance digital circuitry based on the models. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Multicast Routing in MANET using Multiple reliable Rings backbone

    Publication Year: 2011 , Page(s): 56 - 61
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (569 KB)  

    In this paper, we propose Multicast Routing scheme in MANET using Multiple relaible Rings backbone (MRMR) that constructs the boundary of MANET with the help of a convex hull algorithm. Multiple rings are constructed at an appropriate distance between the centroid of convex hull and the boundary. Mesh of multicast routes are established by a path that comprises of following segments: a source and its nearest ring node, sources nearest ring node to destination's nearest ring node and destination's nearest ring node to destination. Multicast routes are set up to recover routes against link failures, node failures and mobility patterns with local patch-up of failed links. MRMR outprforms in terms of control overheads, packet delivery ratio and packet delivery latency as compared to an adaptive backbone (ADB) based multicast routing for MANETs. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Secure scan design with Isomorphic registers

    Publication Year: 2011 , Page(s): 62 - 66
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (808 KB)  

    In this paper, we first introduce Isomorphic Redundancy concept. Two functionally equivalent shift registers can be Isomorphic to each other. They can be equivalent to each other by simple permutation of states m state tables. Two Isomorphically redundant circuits can be used to prevent two bit change insertion attack. In, addition we also propose a new model with the help of functionally equivalent shift registers. It is highly non-linear and scan-secure model. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Reversible masking: A novel fault-diagnosed

    Publication Year: 2011 , Page(s): 67 - 71
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (692 KB)  

    This paper suggests a novel design of reversible masking circuit for Quantum Cryptography. Quantum computation uses quantum properties to represent data and perform reversible operations on data. In this paper, we proposed to design a reversible masking logic and implement the masking logic using basic quantum gates. The masking expression is thus transformed into a Positive Polarity Reed Muller Expression to calculate its nonlinearity. We also proposed a novel quantum gate design, namely M-gate. based on the basic quantum gates. To analyze the design quantum cost is calculated can improve the circuit comparatively another masking circuit. From this circuit we are getting high nonlinearity which is much better than another masking circuit. Here also we test the circuit by using single Missing Gate Fault Model and Multiple Missing Gate Fault Model. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • DEEPAV2: A DNS monitor tool for prevention of public IP DNS rebinding attack

    Publication Year: 2011 , Page(s): 72 - 77
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (402 KB)  

    Domain Name Systems (DNS) play a vital role in the proper functioning of the internet Almost all internet applications rely on DNS for the name resolutions. The existing DNS infrastructure has a number of security vulnerabilities and it is prone to attacks such as DNS Cache Poisoning attack, DNS Rebinding attack. Flooding attack, etc. If a DNS server is compromised, it affects all the users of the internet, resulting in adverse effect In this paper the focus has been on the prevention of DNS Rebinding attack. The solution for detecting and preventing DNS rebinding attack has been incorporated into DEEP A1. The extended DEEPA, viz., DEEPAV2 tool, containing the enhanced packet analyzer, the traffic differentiator, and enhanced packet filter modules, detects and differentiates the abnormal group of activities in the DNS traffic caused by the public IP DNS rebinding attack which is the combination of classical DNS rebinding attack and Anti-DNS pinning attack. The DEEPAV2 effectively filters the DNS rebinding attack packets by deeply analyzing the DNS packets. As the DNS rebinding attack is prevented, the subsequent attacks such as pharming, phishing, click frauds, email spamming, etc., could be prevented. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Optimized architecture for trace transform based CBIR system

    Publication Year: 2011 , Page(s): 78 - 85
    Cited by:  Papers (1)
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (1175 KB)  

    The rapid growth of internet technology combined with affordable storage capabilities has lead to many challenges for efficient retrieval of information especially images for real time applications. One way of supplementing the software approaches is to provide hardware support to the system architecture. We propose an algorithm and architecture to implement trace transform based CBIR system. The proposed algorithm is optimized for time and space parameters by reducing the addressing complexity of the feature extraction phase. Further optimization is achieved in the similarity phase by using hamming distance measure and threshold based sorting algorithm, which is possible because the identifier is a binary string. Synthesis results show that the above optimizations have led to reduction in the response time of the retrieval process and we are able to process 8389 images per second. A speed up factor of 1079 is achieved on the hardware platform when compared to the implementation of the proposed algorithm on the software platform. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Advanced low power interconnect signaling schemes

    Publication Year: 2011 , Page(s): 86 - 90
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (839 KB)  

    In this paper a number of low-swing on-chip interconnect schemes will be reviewed and their effectiveness and limitations will be analysed, especially on power dissipation, delay and area. This paper describes the design of interconnect scheme (mj- lc) and (mj-c) for driving signals on the global interconnect lines. The proposed signaling schemes is implemented on 1.0 V 0.13 μ m CMOS technology, for signal transmission along a wire-length of 10 mm and the extra fan-out load of 2.5 pF (on the wire)as in previous work for a standard benchmark. Comparative evaluation of the proposed schemes is carried out with two other related designs in terms of power consumption, area, delay. The simulation results show a significant reduction of energy-delay product by up to 47% and 38% and energy-delay product by up to 34% and 49%, when compared with other counterpart low- signaling schemes. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Optimal implementation of digital steganography in an true color images for the secrete communication

    Publication Year: 2011 , Page(s): 91 - 95
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (800 KB)  

    A Real life requirement motivated this case study for secure the digital communication. Hiding data with security is the highly challenging and desirable task. The purpose of this research work is to develop a secure and optimal data hiding technique in 24 bit hue color image .My proposed method is flexible on size of secret message bits and allows us to embed a large amount of secret messages as well as maintaining good visual quality of stego-image. Using this method, message bits are embedded into uncertain and higher LSB layers, resulting in increased imperceptible and robustness of stego-image. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Computations of electromagnetic forces and fields in Double Sided Linear Induction Motor (DLIM) using Finite Element Method

    Publication Year: 2011 , Page(s): 96 - 100
    Cited by:  Papers (2)
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (1067 KB)  

    This paper aims to present the material aspects of Linear Motion Induction Motor. The Electromagnetic Characteristics of Linear Induction Motor (LIM) are more complex than other rotating type induction motors[1]. It is very significant to evaluate Magnetic Field parameters for the design of an optimized model for various applications. In this present work. Double Sided Linear Induction Motor (DLIM) has been analyzed to compute Magnetic Field Density, Magnetic Vector Potential and other force components by using one of the latest Finite Element Method (FEM) software i.e. Maxwell The simulation results of DLIM are also validated with experimental setup of DLIM. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Real time car theft decline system using ARM processor

    Publication Year: 2011 , Page(s): 101 - 105
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (889 KB)  

    Due to the insecure environment the ratio of vehicle theft increases rapidly. Because of this is manufacturers of luxury automobiles has the responsibilities for taking steps to ensure the authorization for the owners and also inbuilt the anti theft system to prevent the car from theft. The existing system was. Car alarm techniques are used to prevent the car theft with the help of different type of sensors like pressure, tilt and shock & door sensors.Drawbacks are cost and cant used to find out the thief, it just prevents the vehicles from loss. The proposed security system for smart cars used to prevent them from loss or theft using Advanced RISC Machine (ARM) processor. It performs the real time user authentication (driver, who starts the car engine) using face recognition, using the Principle Component Analysis - Linear Discreminant Analysis (PCA LDA) algorithm. According to the comparison result (authentic or not), ARM processor triggers certain actions. If the result is not authentic means ARM produces the signal to block the car access (i.e. Produce the interrupt signal to car engine to stop its action) and inform the car owner about the unauthorized access via Multimedia Message Services (MMS) with the help of GSM modem. Also it can be extends to send the current location of the vehicle using the GPS modem as a Short Message Services (SMS) as passive method. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • PIFA with improved characteristic for wireless communication

    Publication Year: 2011 , Page(s): 106 - 111
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (1349 KB)  

    In this paper, a Planar Inverter F antenna with improved characteristics has been presented. Planar Inverted F Antenna (PIFA) is used for wireless communication mainly in mobile communication. The PIFA generally have low efficiency, gain and bandwidth when mounted on normal conductive ground plane but when it is placed on defective ground structure (periodically spaced holes on ground plane), it mitigates its defect by reducing the spurious radiation. The EBG substrate enhances the characteristics of PIFA in terms of gain and efficiency due to suppression of surface waves that are being generated in case of normal conductive ground plane. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Topology scalability and routing in homogeneous and heterogeneous access networks

    Publication Year: 2011 , Page(s): 112 - 116
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (248 KB)  

    The growth in the different technologies has made us to think of integrating them, for more flexibility, efficiency, user convenient usage and still more to list. Technologies are evolving towards broadband information access across multiple networking platforms in order to provide continuous connection of multimedia services and applications. In such technologies the heterogeneous networks access (4G wireless communication) is one of them. In heterogeneous networks the radio resource management plays an important role to utilize the resource. The homogeneous and heterogeneous network has their own issues to resolve to adopt the different needs of the people. In our scheme we considered the both of them and tried resolve the resource allocation and power management issues. The scheme provides resource allocation for dynamic cellular network and keeping the LAN network static. The dynamism is considered with respect to incoming and outgoing nodes in the cellular network. The power level comparison of the nodes in the cellular networks is done to allocate the resource and accept the call. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Detecting object in the dynamic background from the noisy image in visual surveillance

    Publication Year: 2011 , Page(s): 117 - 121
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (624 KB)  

    Detecting an object from a dynamic background is a challenging process m computer vision and pattern matching research. The proposed algorithm identifies moving objects from the sequence of video frames which contains dynamically changing backgrounds in the noisy environment. In connection with our previous work, here we have proposed a methodology to perform background subtraction and modernized from moving vehicles in traffic video sequences that combines statistical assumptions of moving objects using the previous frames in the dynamically varying noisy situation. For that, a binary moving objects hypothesis mask is constructed. Then, Kalman filter is utilized for the amalgamation of current background. Shadow and noise removal algorithms are proposed to operate at the lattice which identifies object-level elements. The results of post-processing can be used to detect object more efficiently. Experimental results and comparisons using real data demonstrate the pre-eminence of the proposed approach. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design and ASIC implementation of 2-D DWT IDWT

    Publication Year: 2011 , Page(s): 122 - 127
    Save to Project icon | Click to expandQuick Abstract | PDF file iconPDF (1138 KB)  

    In this paper, high-efficient lifting-based architectures for the 5/3 discrete wavelet transform (DWT) are proposed. Filter coefficients of the biorthogonal 5/3 wavelet low-pass filter are quantized before implementation in the high-speed computation hardware. In the proposed architecture, all multiplications are performed using less shifts and additions. The digital signal represented in time-scale obtained by using digital filtering techniques is known as Discrete Wavelet Transform. Here the signal to be analyzed is passed through filters with different cutoff frequencies at different scales. The DWT is computed by successive lowpass and highpass filtering of the discrete time-domain signal. The efficient architecture had been chosen for lifting scheme based DWT/IDWT process and modeled in Verilog with synthesis point of view. To meet the standards of quality, ICs should be thoroughly tested, where the necessity of suitable DFT scans arises. The estimated dynamic power consumption is 2.81mW and leakage power is 20.370uW. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.