Date 7-10 Nov. 2011
Filter Results
Displaying Results 1 - 25 of 134
-
[Front matter]
|
PDF (242 KB)
-
Executive Committee
|
PDF (253 KB)
-
Foreword
|
PDF (112 KB)
-
Awards
|
PDF (115 KB)
-
Keynote address: Design of secure systems — Where are the EDA tools?
|
PDF (134 KB)
-
Panels [2 abstracts]
|
PDF (101 KB)
-
Table of contents
|
PDF (180 KB)
-
Author index
|
PDF (115 KB)
-
[Copyright notice]
|
PDF (858 KB)
-
-
-
A framework for double patterning-enabled design
|
PDF (1247 KB)
-
-
-
Pseudo-functional testing for small delay defects considering power supply noise effects
|
PDF (440 KB)
-
A low-power memory architecture with application-aware power management for motion & disparity estimation in Multiview Video Coding
|
PDF (1359 KB)
-
-
-
GPU programming for EDA with OpenCL
|
PDF (348 KB)
-
-
-
-
PRICE: Power reduction by placement and clock-network co-synthesis for pulsed-latch designs
|
PDF (476 KB)
-
Efficient analytical macromodeling of large analog circuits by Transfer Function Trajectories
|
PDF (1397 KB)
-
Optimal statistical chip disposition
|
PDF (618 KB)


