VLSI and System-on-Chip (VLSI-SoC), 2011 IEEE/IFIP 19th International Conference on
Date 3-5 Oct. 2011
Filter Results
Displaying Results 1 - 25 of 82
-
-
-
A fault-tolerant NoC using combined link sharing and partial fault link utilization scheme
|
PDF (939 KB)
-
-
System-level infrastructure for boot-time testing and configuration of networks-on-chip with programmable routing logic
|
PDF (921 KB)
-
Multirate hybrid continuous-time/discrete-time cascade 2–2 ΣΔ modulator for wideband telecom
|
PDF (1312 KB)
-
-
A high performance band-pass DAC architecture and design targeting a low voltage silicon process
|
PDF (1376 KB)
-
-
-
-
Architecture and design of a programmable 3D-integrated cellular processor array for image processing
|
PDF (1371 KB)
-
Cycle avoidance in 2D/3D bidirectional graphs using shortest-path dynamic programming network
|
PDF (1067 KB)
-
A battery-free energy harvesting system with the switch capacitor sampler (SCS) technique for high power factor in smart meter applications
|
PDF (1094 KB)
-
A subthreshold digital maximum power point tracker for micropower piezoelectric energy harvesting applications
|
PDF (1739 KB)
-
-
Design and analysis of on-chip charge pumps for micro-power energy harvesting applications
|
PDF (1012 KB)
-
-
Context-aware compiled simulation of out-of-order processor behavior based on atomic traces
|
PDF (1799 KB)
-
-
Positive realization of reduced RLCM nets
|
PDF (944 KB)
-
-
A more efficient arrangement of the sparse LU factorization for the large-scale circuit analysis
|
PDF (920 KB)
-
-
High-throughput pipelined realization of adaptive FIR filter based on distributed arithmetic
|
PDF (820 KB)
