Date 11-14 Sept. 2011
Filter Results
Displaying Results 1 - 25 of 49
-
[Front cover]
|
PDF (1683 KB)
-
[Title page]
|
PDF (34 KB)
-
[Title page]
|
PDF (56 KB)
-
[Copyright notice]
|
PDF (69 KB)
-
Table of contents
|
PDF (75 KB)
-
Message from the conference chairs
|
PDF (42 KB)
-
Conference organizers
|
PDF (40 KB)
-
Program Committee
|
PDF (42 KB)
-
External referees
|
PDF (42 KB)
-
Era of customization and specialization
|
PDF (67 KB)
-
More than 50 years of parallel processing and still no easy path to speedup
|
PDF (60 KB)
-
Architectures for Green routers
|
PDF (63 KB)
-
-
-
-
-
A decimal floating-point fused multiply-add unit with a novel decimal leading-zero anticipator
|
PDF (162 KB)
-
-
-
-
System-level design space exploration for dedicated heterogeneous multi-processor systems
|
PDF (314 KB)
-
Decentralized dynamic resource management support for massively parallel processor arrays
|
PDF (1398 KB)
-
-
-
High-throughput Contention-Free concurrent interleaver architecture for multi-standard turbo decoder
|
PDF (243 KB)


