Scheduled Maintenance on March 25th, 2017:
Single article purchases and IEEE account management will be unavailable from 4:00 AM until 6:30 PM (ET). We apologize for the inconvenience.
By Topic

2011 15th Workshop on Interaction between Compilers and Computer Architectures

12-12 Feb. 2011

Filter Results

Displaying Results 1 - 20 of 20
  • [Front cover]

    Publication Year: 2011, Page(s): C1
    Request permission for commercial reuse | PDF file iconPDF (304 KB)
    Freely Available from IEEE
  • [Title page i]

    Publication Year: 2011, Page(s): i
    Request permission for commercial reuse | PDF file iconPDF (64 KB)
    Freely Available from IEEE
  • [Title page iii]

    Publication Year: 2011, Page(s): iii
    Request permission for commercial reuse | PDF file iconPDF (111 KB)
    Freely Available from IEEE
  • [Copyright notice]

    Publication Year: 2011, Page(s): iv
    Request permission for commercial reuse | PDF file iconPDF (109 KB)
    Freely Available from IEEE
  • Table of contents

    Publication Year: 2011, Page(s):v - vi
    Request permission for commercial reuse | PDF file iconPDF (121 KB)
    Freely Available from IEEE
  • Preface

    Publication Year: 2011, Page(s): vii
    Request permission for commercial reuse | PDF file iconPDF (71 KB) | HTML iconHTML
    Freely Available from IEEE
  • Organizing Committee

    Publication Year: 2011, Page(s): viii
    Request permission for commercial reuse | PDF file iconPDF (85 KB)
    Freely Available from IEEE
  • Program Committee

    Publication Year: 2011, Page(s): ix
    Request permission for commercial reuse | PDF file iconPDF (94 KB)
    Freely Available from IEEE
  • A Co-designed HW/SW Approach to General Purpose Program Acceleration Using a Programmable Functional Unit

    Publication Year: 2011, Page(s):1 - 8
    Cited by:  Papers (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (340 KB) | HTML iconHTML

    In this paper, we propose a novel programmable functional unit (PFU) to accelerate general purpose application execution on a modern out-of-order x86 processor in a complexity-effective way. Code is transformed and instructions are generated that run on the PFU using a co-designed virtual machine (Cd-VM). Groups of frequently executed micro-operations (micro-ops) are identified and fused into a ma... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • The Good Block: Hardware/Software Design for Composable, Block-Atomic Processors

    Publication Year: 2011, Page(s):9 - 16
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (288 KB) | HTML iconHTML

    Power consumption, complexity, and on-chip latency are forcing computer systems to exploit more parallelism efficiently. Explicit Dataflow Graph Execution (EDGE) architectures seek to expose parallelism by dividing programs into blocks of efficient dataflow operations, exposing inter and intra-block concurrency. This paper studies the balance of complexity and capability between EDGE architectures... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Improving Low Power Processor Efficiency with Static Pipelining

    Publication Year: 2011, Page(s):17 - 24
    Cited by:  Papers (4)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (269 KB) | HTML iconHTML

    A new generation of mobile applications requires reduced energy consumption without sacrificing execution performance. In this paper, we propose to respond to these conflicting demands with an innovative statically pipelined processor supported by an optimizing compiler. The central idea of the approach is that the control during each cycle for each portion of the processor is explicitly represent... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Constraint Programming Approach for Instruction Assignment

    Publication Year: 2011, Page(s):25 - 34
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1995 KB) | HTML iconHTML

    A fundamental problem in compiler optimization, which has increased in importance due to the spread of multi-core architectures, is to find parallelism in sequential programs. Current processors can only be fully taken advantage of if workload is distributed over the available processors. In this paper we look at distributing instructions in a block of code over multi-cluster processors, the instr... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • On-Line Trace Based Automatic Parallelization of Java Programs on Multicore Platforms

    Publication Year: 2011, Page(s):35 - 43
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (662 KB) | HTML iconHTML

    We propose a new approach that automatically parallelizes Java programs at runtime. The approach collects on-line trace information during program execution, and dynamically recompiles methods that can be executed in parallel. Wealso describe a cost/benefit model that makes intelligent parallelization decisions, as well as a parallel execution environment to execute parallelized code. We implement... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • MATLAB Parallelization through Scalarization

    Publication Year: 2011, Page(s):44 - 53
    Cited by:  Papers (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (342 KB) | HTML iconHTML

    While the popularity of using high-level programming languages such as MATLAB for scientific and engineering applications continues to grow, its poor performance compared to traditional languages such as Fortran or C continues to impede its deployment in full-scale simulations and data analysis. Additionally, its poor memory performance limits its performance. To ameliorate performance, we have be... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • JIT Compilation Policy on Single-Core and Multi-core Machines

    Publication Year: 2011, Page(s):54 - 62
    Cited by:  Papers (3)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (297 KB) | HTML iconHTML

    Dynamic or Just-in-Time (JIT) compilation is crucial to achieve acceptable performance for applications written in traditionally interpreted languages, such as Java and C#. Such languages enable the generation of portable applications that are written and compiled once, and can be executed by a virtual machine on any supported architecture. However, by virtue of occurring at runtime, dynamic compi... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Characterizing the Performance and Energy Efficiency of Lock-Free Data Structures

    Publication Year: 2011, Page(s):63 - 70
    Cited by:  Papers (7)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (387 KB) | HTML iconHTML

    Accesses to shared data structures in multithreaded programs must be correctly synchronized to ensure data consistency and integrity. However, this synchronization between threads is a common source of performance problems in multithreaded applications. Lock-free data structures are an alternative to traditional synchronization methods that have potential for not only better performance and scalab... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Implications of Program Phase Behavior on Timing Analysis

    Publication Year: 2011, Page(s):71 - 79
    Cited by:  Papers (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (406 KB) | HTML iconHTML

    Knowledge about program worst case execution time (WCET) is essential in validating real-time systems and helps in effective scheduling. One popular approach used in industry is to measure execution time of program components on the target architecture and combine them using static analysis of the program. Measurements need to be taken in the least intrusive way in order to avoid affecting accurac... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Aggressive Function Splitting for Partial Inlining

    Publication Year: 2011, Page(s):80 - 86
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (597 KB) | HTML iconHTML

    Partial inlining is an efficient way of inlining, which inlines only part of the callee function, thus reducing the code expansion. The key problem is how to split the callee function effectively so that both the call overhead and the code expansion can be reduced. Previous techniques either lead to function splits too large to be inlined, or fail to reduce the call overhead effectively. In this p... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Author index

    Publication Year: 2011, Page(s): 87
    Request permission for commercial reuse | PDF file iconPDF (56 KB)
    Freely Available from IEEE
  • [Publishers information]

    Publication Year: 2011, Page(s): 88
    Request permission for commercial reuse | PDF file iconPDF (68 KB) | HTML iconHTML
    Freely Available from IEEE