IEEE.org| IEEE Xplore Digital Library| IEEE Standards| IEEE Spectrum| More Sites

Cart (Loading....) | Create Account | Sign In

Author Search^beta | Advanced Search | Preferences | | More Search Options

Browse Conference Publications > Application Specific Processor ...

Application Specific Processors (SASP), 2011 IEEE 9th Symposium on

| Create Account

IEEE Account

Change Username/Password
Update Address

Purchase Details

Payment Options
Order History
Access Purchased Documents

Profile Information

Communications Preferences
Profession and Education
Technical Interests

Need Help?

US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060
Contact & Support

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Please enter a valid username or password.

For Institutional Users:

More Search Options

Application Specific Processors (SASP), 2011 IEEE 9th Symposium on

Date 5-6 June 2011

Proceedings Available

Application Specific Processors (SASP), 2011 IEEE 9th Symposium on

Quick Links

Filter Results

You have selected:

You have selected:

Title History

[Title page]

How sensitive is processor customization to the workload's input datasets?

TARCAD: A template architecture for reconfigurable accelerator designs

Customized MPSoC synthesis for task sequence

Integrating formal verification and high-level processor pipeline synthesis

USHA: Unified software and hardware architecture for video decoding

Modular high-throughput and low-latency sorting units for FPGAs in the Large Hadron Collider

Memory-efficient volume ray tracing on GPU for radiotherapy

System integration of Elliptic Curve Cryptography on an OMAP platform

ISIS: An accelerator for Sphinx speech recognition

Dynamically reconfigurable architecture for a driver assistant system

FPGA based parallel architecture implementation of Stacked Error Diffusion algorithm

3D recursive Gaussian IIR on GPU and FPGAs — A case for accelerating bandwidth-bounded applications

A fast CUDA implementation of agrep algorithm for approximate nucleotide sequence matching

Frameworks for GPU Accelerators: A comprehensive evaluation using 2D/3D image registration

A massively parallel implementation of QC-LDPC decoder on GPU

ARTE: An Application-specific Run-Time management framework for multi-core systems

A hardware acceleration technique for gradient descent and conjugate gradient

A multi-threaded coarse-grained array processor for wireless baseband

Hardware/software co-designed accelerator for vector graphics applications

Scalable object detection accelerators on FPGAs using custom design space exploration

A parallel accelerator for semantic search

A novel parallel Tier-1 coder for JPEG2000 using GPUs

IEEE Account

Purchase Details

Profile Information

Need Help?