Date 11-14 Oct. 2010
Filter Results
Displaying Results 1 - 25 of 70
-
Author index
|
PDF (514 KB)
-
[Title page]
|
PDF (161 KB)
-
Committee
|
PDF (153 KB)
-
Introduction and history
|
PDF (219 KB)
-
General chair's message
|
PDF (109 KB)
-
List of presentations
|
PDF (554 KB)
-
Engineering a solution to jupiter exploration
|
PDF (464 KB)
-
-
Paths to energy efficient ICs
|
PDF (545 KB)
-
-
-
Suppression of DIBL and current-onset voltage variability in intrinsic channel fully depleted SOI MOSFETs
|
PDF (1154 KB)
-
-
-
An all digital frequency-locked loop immune to hysteresis effects for power management of multicore processors
|
PDF (533 KB)
-
-
-
-
-
-
-
Self-heating effect and characteristic variability of gate-all-around silicon nanowire transistors for highly-scaled CMOS technology (invited)
|
PDF (1086 KB)
-
High-performance ultra-low power junctionless nanowire FET on SOI substrate in subthreshold logic application
|
PDF (1179 KB)
-
-
Development of self-assembled 3-D integration technology and study of microbump and TSV induced stress in thinned chip/wafer
|
PDF (505 KB)


