Date 13-16 Dec. 2009
Filter Results
Displaying Results 1 - 25 of 241
-
Copyright
|
PDF (401 KB)
-
ICECS 2009 table of contents
|
PDF (1220 KB)
-
ICECS 2009 reviewers
|
PDF (408 KB)
-
-
Design considerations for fast-settling two-stage Miller-compensated operational amplifiers
|
PDF (241 KB)
-
-
-
-
Radio frequency tunable polyphase filter design
|
PDF (2861 KB)
-
A low-power continuous-time incremental 2nd-order-MASH ΣΔ-modulator for a CMOS imager
|
PDF (517 KB)
-
Second-order multi-bit ΣΔ ADC using a Pulse-Width Modulated DAC and an integrating quantizer
|
PDF (260 KB)
-
-
A double-sampling cross noise-coupled split ΣΔ-modulation A/D converter with 80 dB SNR
|
PDF (344 KB)
-
-
Delay-based dual-rail pre-charge logic
|
PDF (502 KB)
-
-
Design of a balanced 8-modulus RNS
|
PDF (361 KB)
-
-
-
Definition of an innovative filling structure for digital blocks : the DFM filler cell
|
PDF (742 KB)
-
-
An automated design methodology for layout generation targeting power leakage minimization
|
PDF (282 KB)
-
-
An energy-aware multiplier based on a Configurable-Reuse of points design methodology
|
PDF (264 KB)
-


