By Topic

Advances in System Testing and Validation Lifecycle, 2009. VALID '09. First International Conference on

Date 20-25 Sept. 2009

Filter Results

Displaying Results 1 - 25 of 37
  • [Front cover]

    Page(s): C1
    Save to Project icon | Request Permissions | PDF file iconPDF (308 KB)  
    Freely Available from IEEE
  • [Title page i]

    Page(s): i
    Save to Project icon | Request Permissions | PDF file iconPDF (11 KB)  
    Freely Available from IEEE
  • [Title page iii]

    Page(s): iii
    Save to Project icon | Request Permissions | PDF file iconPDF (58 KB)  
    Freely Available from IEEE
  • [Copyright notice]

    Page(s): iv
    Save to Project icon | Request Permissions | PDF file iconPDF (109 KB)  
    Freely Available from IEEE
  • Table of contents

    Page(s): v - vii
    Save to Project icon | Request Permissions | PDF file iconPDF (172 KB)  
    Freely Available from IEEE
  • Preface

    Page(s): viii
    Save to Project icon | Request Permissions | PDF file iconPDF (73 KB)  
    Freely Available from IEEE
  • Organizing Committee

    Page(s): ix - xi
    Save to Project icon | Request Permissions | PDF file iconPDF (94 KB)  
    Freely Available from IEEE
  • list-reviewer

    Page(s): xii - xiv
    Save to Project icon | Request Permissions | PDF file iconPDF (85 KB)  
    Freely Available from IEEE
  • Reusing Component Test Cases for Integration Testing of Retarding Embedded System Components

    Page(s): 1 - 6
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (422 KB) |  | HTML iconHTML  

    The integration of retarding components represents a crucial challenge for reusing component test cases for integration testing. Failing to synchronize both test stimulation and test evaluation easily results in useless test executions missing the actual test objectives. We propose a method for balancing and compensating delays for multi-level test cases. With this approach, reusing component test cases for integration testing becomes possible even in presence of components introducing large delays. It represents a better alternative to test case parameterization. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Fault Models for Neural Hardware

    Page(s): 7 - 12
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (348 KB) |  | HTML iconHTML  

    Artificial Neural Networks are inherently fault tolerant. Fault tolerance property of artificial neural networks has been investigated with reference to the hardware model of artificial neural networks. In this paper, we propose a framework for the investigation of fault tolerance properties of a hardware model of artificial neural networks. The result obtained indicates that networks obtained by training them with the resilient back propagation algorithm are not fault tolerant: more experimentation is required before a definitive statement can be made for other training algorithms, like the adaptive learning rate algorithm, the conjugate gradient based training algorithms, etc. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A Web-Based Application to Verify Open Mobile Alliance Device Management Specifications

    Page(s): 13 - 18
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (372 KB) |  | HTML iconHTML  

    In this paper, we describe the implementation of a Web-based application supported by SyncML protocol, which is able to execute management operations in different kind of devices. This application is characterized by a set of management options, in order to test and verify whether specific mobile devices implement Open Mobile Alliance(OMA) specifications. The elements that compose our Web-based application, have been designed taking into account requirements derived from different kind of operations executed in mobile devices. We have also defined a set of tests, that provide a suitable way to establish whether a specific device supports device management operations according to OMA specifications. The lack of both available code and reliable applications for device management was an important motivation for our work. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Towards Automated Test Practice Detection and Governance

    Page(s): 19 - 24
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (963 KB) |  | HTML iconHTML  

    The selection, monitoring, and adjustment of quality measures are fundamental to software engineering, and testing is a key quality assurance activity. In Small and Medium Enterprises (SMEs), it is often difficult and time consuming to manually ascertain the degree and type of test practice usage and related process compliance, thus such data collection may be omitted. Moreover, any manual data collection may not be objective, comprehensive, and dependable, since manual collection cannot typically be done transparently with software engineers. Considering test-driven development, the intention and the order of programming are important, and few clues are left ex post that can be objectively verified. This paper presents an approach that enables an automatic test practice detection capability using the SEEEK (Software Engineering Environment Event-driven framework) to support adaptable processes while ensuring process compliance and supporting governance. The results show the feasibility of this approach for automatically detecting test practices and adjusting developer task management accordingly. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • SAT-Based On-Line Fault Isolation in Serial Systems

    Page(s): 25 - 30
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (316 KB) |  | HTML iconHTML  

    We introduce a method to isolate faults at run-time in an embedded system whose components form a matrix structure. Our method probes a system via test paths a SAT-solver recommends, feeding the SAT-solver with the encodings for test path conditions and the current status of the system. After receiving test results, the SAT-solver recommends another test path suitable for the situation. We can detect all defects by checking the system until the SAT-solver does not make any useful suggestions. Our SAT-based fault diagnosis ensures termination and conducts only essential inspections without misses of potential flaws. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Scenario-Based Test Case Generation Using Event-B Models

    Page(s): 31 - 37
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (386 KB) |  | HTML iconHTML  

    In this paper we present an extension of the previously reported model-based testing approach that is based on formal models and user-provided testing scenarios. In this approach, the user provides a testing scenario on the level of an abstract model. When the abstract model is refined to add or modify features, the corresponding testing scenarios are automatically refined to incorporate these changes. The resulting testing scenarios are unfolded into the test cases containing the required inputs and expected outputs. To automate this test case generation process, we provideguidelines for the formal development of system models. We use Event-B as our formal framework. We also propose a method for automatic generation of Java implementation templates for Event-B specifications. Moreover, the corresponding testing scenarios are translated into JUnit test cases. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An Open Real Time Test System Approach

    Page(s): 38 - 41
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (321 KB) |  | HTML iconHTML  

    In 2008, Eurocopter and EADS Test & Services (T&S) jointly started a first project named EASI (EADS avionic system IDE) in order to demonstrate the benefits for the EADS community of a collaborative development approach using an open architecture for large scale integration test systems. The goal is to obtain a tool or a set of tools able to manage avionic systems containing Eurocopter specificities, while sharing development effort of generic components with a large user community. One of the key components of this project is a multi-purpose real-time component dedicated to test systems based on open standards with an innovative plug-in approach and a small C++ kernel as its core. The work mainly consisted in developing modular and open software architecture without sacrificing performance. For instance, an original ldquozero memory copyrdquo mechanism was developed in order to avoid spending time to transfer data from one plug-in to another one. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Is Depth of Inheritance Tree a Good Cost Prediction for Branch Coverage Testing?

    Page(s): 42 - 47
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (345 KB) |  | HTML iconHTML  

    Depth of Inheritance Tree (DIT) is supposed to be a factor influencing the cost of testing: test would be more expensive if DIT is large. A question is thus to know whether DIT can be used as a predictive metric to estimate the cost of testing. In this paper, we consider the cost of testing as the number of test cases required to achieve the branch coverage, which is a classical criterion for structural testing, and which is given by McCabepsilas Cyclomatic Complexity metric. We analyzed 25 applications to identify if the DIT is good test cost indicator. This paper shows that DITA is too abstract to be really relevant to predict the cost of testing. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Improving TTCN-3 Test System Robustness Using Software Fault Tolerance

    Page(s): 48 - 56
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (421 KB) |  | HTML iconHTML  

    This paper contributes an analysis of possible pitfalls of automated test execution and provides an novel approach for TTCN-3 test system to manage and recover from errors occurred in the system under test (SUT) during test execution. The research problem addressed in this paper is how to facilitate recovery of distributed test system to recover from cascading errors caused by software faults in the SUT. This research problem is addressed by applying the software fault tolerance techniques in the implementation of the testing environment. Provided solutions for error recovery and management are derived from the software fault tolerance research work carried out during last decades. The presented approach is validated in a prototype TTCN-3 test environment supporting testing of distributed communication systems. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Verification and Validation in the Recommended Practice for Integrated Software-Dependent Systems

    Page(s): 57 - 61
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (165 KB) |  | HTML iconHTML  

    Det Norske Veritas is a classification society providing standards in the Maritime and Oil&Gas industries. In these industries, Information Technology (IT) usage is increasing rapidly, especially for onboard embedded automation systems, such as propulsion, navigation, steering, power management systems, life support and entertainment systems. The industry needs an increasing level of confidence to keep up with the increasing use of complex integrated software-dependent systems. The new optional process model, the Recommended Practice for Integrated Software-Dependent Systems (RP ISDS), provides practical guidance and requirements for the verification and validation disciplines, particularly in testing where the coverage is dependant of the confidence level expected by the future owner and operator of the system. In complement to traditional process models, such as CMMI and SPICE, the RP ISDS clarifies the breakdown of the system verification and validation activities to be performed by the various stakeholders, simplifying and organizing the communication expectations between the various roles & responsibilities. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A High-Level Language and Compiler to Configure the Multi-core Debug Solution (MCDS)

    Page(s): 62 - 67
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (315 KB) |  | HTML iconHTML  

    With the rise of multi-core system-on-chips (SoC) debug adds new requirements and challenges to the system visibility and control. Complex on-chip trace and debug hardware like Infineon's multi-core debug solution (MCDS) offer the benefit of high degree of observability without affecting the run-time behavior of the system. Highly sophisticated programmable trace qualification capabilities allow the definition of analysis tasks, tailored to the users' needs. This paper introduces a high-level trace qualification language and compiler which enables the user defining analysis tasks efficiently and fully utilize the powerful and complex features of MCDS without the need of getting into the internals. The language and the compiler are already in industrial use where software development is based on MCDS enabled SoCs to support the developers to achieve better product quality and shorter product development cicles. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Security Inspection Scenarios – A Facet of Security

    Page(s): 68 - 73
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (500 KB) |  | HTML iconHTML  

    Today's software is often subject to attacks that exploit vulnerabilities. Since in the area of security, vulnerabilities are hard to find, quality assurance needs detailed guidance. Focusing on early quality assurance, we propose Security Inspection Scenarios as reading support for static quality assurance. They provide detailed guidance and clear and comprehensible structuring. As the vulnerabilities are partly dependent on the operating system and programming language used, we need to build generic scenarios and instantiate them. In this paper, we show how to create Security Inspection Scenarios, accompanied by a short example demonstrating their usage. After an analysis of the possible benefits of our approach, a proposal for an evaluation is presented. We assume our scenarios support practitioners in a beneficial way and are applicable in most development lifecycles which are interested in security aspects. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An Aspect-Oriented Approach for Assertion Verification

    Page(s): 74 - 79
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (351 KB) |  | HTML iconHTML  

    Assertions or formal program specifications are fundamental to build more reliable software. One of the most important applications of assertions is found in the design by contract metaphor: pre-conditions, invariants and post-conditions. Current assertion approaches use some software technology that relies on simple mechanisms; however their actual implementation can be both quite complex and instrusive. A good knowledge of program algorithms is required to introduce enhancements which crosscut basic algorithms and structures. In this paper, we propose a non-intrusive assertion verification implementation. We have used aspect-orientation and provide correctness in order to decide on the validity of assertions. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Integration Test Order Strategies to Consider Test Focus and Simulation Effort

    Page(s): 80 - 85
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (342 KB) |  | HTML iconHTML  

    The integration testing process aims at uncovering faults within dependencies between the components of a software system. Due to the lack of resources, it is usually not possible to test all dependencies. Fault prone dependencies have to be selected as test focus. This test focus has to be considered during the stepwise integration of the whole software system. An integration test order strategy has to devise an integration order that integrates dependencies selected as test focus in early integration steps. Furthermore the strategy has to minimize the effort to simulate not yet integrated components of the software system. Current approaches only focus on the reduction of the simulation effort, but do not take into account the test focus. This paper introduces an approach to determine an optimal integration testing order that considers both, the test focus and the simulation effort. The approach is applied to nine real software systems and the results are compared to six approaches. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Using the Testability Analysis Methodology for the Validation of AIRBUS Systems

    Page(s): 86 - 91
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (452 KB) |  | HTML iconHTML  

    The experiments, carried on AIRBUS systems, show that testability analysis can ease system formal detailed specifications validation activities. Indeed, testability information can highlight testing efforts, guide functional tests definition, facilitate detailed specification coverage analysis against system requirements, and support tests coverage analysis against formal detailed specification. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Quality of Code Can Be Planned and Automatically Controlled

    Page(s): 92 - 97
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (249 KB) |  | HTML iconHTML  

    Quality of code is an important and critical health indicator of any software development project. However, due to the complexity and ambiguousness of calculating this indicator it is rarely used in commercial contracts. As programmers are much more motivated with respect to the delivery of functionality than quality of code beneath it,they often produce low quality code, which leads to post-delivery and maintenance problems. The proposed mechanism eliminates this lack of attention to quality of code. The results achieved after the implementation of the mechanism are more motivated programmers, higher project sponsor confidence and a predicted quality of code. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Stress Testing the Logical Decision Making Server of a Surveillance System

    Page(s): 98 - 103
    Save to Project icon | Request Permissions | Click to expandQuick Abstract | PDF file iconPDF (474 KB) |  | HTML iconHTML  

    The current generation of distributed and automated physical location surveillance systems faces high demands for robustness and reliability. We present and evaluate the design of the Logical Decision Making Server (LDMS), a rule-based automated decision making component used in the Single Location Surveillance Point (SLSP) system. To validate the robustness of the LDMS design for operation in the SLSP environment, we design and conduct a stress test experiment in which large load of TCP/IP input messages is sent instantaneously to the LDMS prototype implementation using the Nethawk EAST software. The stress test results are compared to measurements obtained during a real-life scenario. The LDMS is observed to withstand a significant amount of load without crashing, and its performance is can be considered sufficient for the SLSP system needs. A detailed analysis of results however shows an increase in the latency resulting from an extreme temporal load. We identify potential areas in the design to be improved if demands for higher response rates arise. The research is based on the construction of the related publications and technologies, and the results are established from the testing and validation of the implemented LDMS within the SLSP system. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.