Date 27-29 April 2009
Filter Results
Displaying Results 1 - 25 of 78
-
[Copyright notice]
|
PDF (65 KB)
-
Foreword
|
PDF (156 KB)
-
Table of contents
|
PDF (507 KB)
-
-
-
From living faster to living better
|
PDF (368 KB)
-
-
The impact on device characteristics with STI formed by spin-on dielectric in high density NAND flash memory
|
PDF (303 KB)
-
Properties of very thin adenine layer with high inhibition for 32nm node Cu/Low-K interconnection
|
PDF (202 KB)
-
-
-
-
Stress-enhancement technique in narrowing NMOSFETs with damascene-gate process and tensile liner
|
PDF (542 KB)
-
Additive mobility enhancement and off-state current reduction in SiGe channel pMOSFETs with optimized Si Cap and high-k metal gate stacks
|
PDF (350 KB)
-
-
Successful integration scheme of cost effective dual embedded stressor featuring carbon implant and solid phase epitaxy for high performance CMOS
|
PDF (380 KB)
-
-
Characterization of poly-Silicon emitter BJTs as access devices for Phase Change Memory
|
PDF (514 KB)
-
Low current and voltage resistive switching memory device using novel Cu/Ta
2 O5 /W structure
|
PDF (258 KB)
-
A novel Multi - Nitridation ONO interpoly dielectric (MN-ONO) for highly reliable and high performance NAND Flash memory
|
PDF (531 KB)
-
Forming-free HfO
2 bipolar RRAM device with improved endurance and high speed operation
|
PDF (280 KB)
-
-
-
-
Optimizing tunnel FET performance - Impact of device structure, transistor dimensions and choice of material
|
PDF (324 KB)


