Reconfigurable Computing and FPGAs, 2008. ReConFig '08. International Conference on
Date 3-5 Dec. 2008
Filter Results
Displaying Results 1 - 25 of 87
-
[Front cover]
|
PDF (96 KB)
-
[Title page i]
|
PDF (24 KB)
-
[Title page iii]
|
PDF (37 KB)
-
[Copyright notice]
|
PDF (44 KB)
-
Table of contents
|
PDF (124 KB)
-
Preface
|
PDF (27 KB)
-
Organizing Committee
|
PDF (32 KB)
-
Program Committee
|
PDF (25 KB)
-
list-reviewer
|
PDF (27 KB)
-
-
-
-
Automatic Synthesis of Multiprocessor Systems from Parallel Programs under Preemptive Scheduling
|
PDF (699 KB)
-
Design and Implementation of a Resource-Efficient Communication Architecture for Multiprocessors on FPGAs
|
PDF (560 KB)
-
-
-
Finite Precision Analysis of the 3GPP Standard Turbo Decoder for Fixed-Point Implementation in FPGA Devices
|
PDF (355 KB)
-
-
-
A Framework for the Exploration of RTOS Dedicated to the Management of Hardware Reconfigurable Resources
|
PDF (219 KB)
-
-
-
-
-
