Date Sept. 29 2008-Oct. 4 2008
Filter Results
Displaying Results 1 - 25 of 40
-
[Front cover]
|
PDF (43 KB)
-
[Title page i]
|
PDF (9 KB)
-
[Title page iii]
|
PDF (57 KB)
-
[Copyright notice]
|
PDF (45 KB)
-
Table of contents
|
PDF (112 KB)
-
Preface
|
PDF (55 KB)
-
Program Committee
|
PDF (69 KB)
-
Mapping SysML State Machine Diagram to Time Petri Net for Analysis and Verification of Embedded Real-Time Systems with Energy Constraints
|
PDF (346 KB)
-
-
Nanoscale Triple Material Double Gate (TM-DG) MOSFET for Improving Short Channel Effects
|
PDF (276 KB)
-
A In-depth Simulation Study of CMOS Inverters Based on the Novel Surrounding Gate Transistors
|
PDF (260 KB)
-
-
Intellectual Property Protection of IP Cores at HDL Design Level with Automatic Signature Spreading
|
PDF (274 KB)
-
-
-
-
Geometry Optimization in Basic CMOS Cells for Improved Power, Leakage, and Noise Performances
|
PDF (260 KB)
-
The Design of Bi-CMOS LVDS Output Buffer with ESD Protection Circuit Using 90nm CMOS Technology
|
PDF (1080 KB)
-
A 3-Mode Switched-Gain Low Noise Amplifier for Wireless Bands Applications Using an MMIC Technology
|
PDF (230 KB)
-
-
New Technologies for Improving the High Frequency Performance of AlGaN/GaN High Electron Mobility Transistors
|
PDF (620 KB)
-
-
-
Joint Optimal Detection of Ordering SIC ZF and SIC ZF MAP for V-BLAST/STBC Wireless Communication Systems
|
PDF (492 KB)
-
A Reconfigurable Platform to Drive High Frequency Class S Power Amplifiers Using Multi-gigabit Transceivers
|
PDF (539 KB)


