IEEE.org| IEEE Xplore Digital Library| IEEE Standards| IEEE Spectrum| More Sites

Cart (Loading....) | Create Account | Sign In

Author Search^beta | Advanced Search | Preferences | | More Search Options

Browse Conference Publications > Application Specific Processor ...

Application Specific Processors, 2008. SASP 2008. Symposium on

| Create Account

IEEE Account

Change Username/Password
Update Address

Purchase Details

Payment Options
Order History
Access Purchased Documents

Profile Information

Communications Preferences
Profession and Education
Technical Interests

Need Help?

US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060
Contact & Support

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Please enter a valid username or password.

For Institutional Users:

More Search Options

Application Specific Processors, 2008. SASP 2008. Symposium on

Date 8-9 June 2008

Proceedings Available

Application Specific Processors (SASP), 2008 Symposium on

Quick Links

Filter Results

You have selected:

You have selected:

Title History

Custom Processor Core Construction from C Code

Resource Sharing in Custom Instruction Set Extensions

Custom Instruction Generation with High-Level Synthesis

Application Acceleration with the Explicitly Parallel Operations System - the EPOS Processor

Design and Architectural Exploration of Expression-Grained Reconfigurable Arrays

Retargeting, Evaluating, and Generating Reconfigurable Array-Based Architectures

An FPGA Design Space Exploration Tool for Matrix Inversion Architectures

Proving Functional Correctness of Weakly Programmable IPs - A Case Study with Formal Property Checking

Extensible On-Chip Peripherals

Thermal-aware Design Considerations for Application-Specific Instruction Set Processor

Application Specific Low Latency Instruction Cache for NAND Flash Memory Based Embedded Systems

An Efficient Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints

AMPLE: An Adaptive Multi-Performance Processor for Low-Energy Embedded Applications

Energy and thermal tradeoffs in hardware-based load balancing for clustered multi-core architectures implementing power gating

System-Level Performance Estimation for Application-Specific MPSoC Interconnect Synthesis

Accelerating Compute-Intensive Applications with GPUs and FPGAs

TRaX: A Multi-Threaded Architecture for Real-Time Ray Tracing

Multi-core Architectures with Dynamically Reconfigurable Array Processors for the WiMAX Physical Layer

An MDCT Hardware Accelerator for MP3 Audio

IEEE Account

Purchase Details

Profile Information

Need Help?