VLSI Technology, Systems and Applications, 2008. VLSI-TSA 2008. International Symposium on
Date 21-23 April 2008
Filter Results
Displaying Results 1 - 25 of 83
-
[Copyright notice]
|
PDF (86 KB)
-
Foreword
|
PDF (83 KB)
-
2008 International Symposium on VLSI Technology, Systems and Applications Organization
|
PDF (115 KB)
-
Table of content
|
PDF (190 KB)
-
Solving automotive challenges with Electronics
|
PDF (2708 KB)
-
Integrated Micromechanical Radio Front-Ends
|
PDF (2968 KB)
-
-
The New Scaling Paradigm
|
PDF (192 KB)
-
-
First Demonstration of Deep Sub-Micron Germanium-on-Insulator PMOSFET with Adapted Threshold Voltage
|
PDF (391 KB)
-
Variable-Threshold-Voltage FinFETs with a Control-Voltage Range within the Logic-Level Swing Using Asymmetric Work-Function Double Gates
|
PDF (989 KB)
-
Enhanced Performance and SRAM Stability in FinFET with Reduced Process Steps for Source/Drain Doping
|
PDF (1338 KB)
-
Hysteretic inverter-on-a-body-tied-wire based on less-than-10mV/decade abrupt punch-through impact ionization MOS (PIMOS) switch
|
PDF (2663 KB)
-
P-Channel I-MOS Transistor featuring Silicon Nano-Wire with Multiple-Gates, Strained Si
1-y Cy I-region, in situ doped Si1-y Cy Source, and Sub-5 mV/decade Subthreshold Swing |
PDF (2818 KB)
-
In-Situ Surface Passivation and Metal-Gate/High-κDielectric Stack Formation for N-channel Gallium Arsenide Metal-Oxide-Semiconductor Field-Effect Transistors
|
PDF (507 KB)
-
-
-
A Carbon Co-implantation Technique for Formation of Steep Halo for nFET Short Channel Effect improvement and Performance Boost
|
PDF (697 KB)
-
Effect of End-of-Range Defects on Device Leakage in Direct Silicon Bonded (DSB) Technology
|
PDF (534 KB)
-
A New Salicidation Process with Solid Antimony (Sb) Segregation (SSbS) for Achieving Sub-0.1 eV Effective Schottky Barrier Height and Parasitic Series Resistance Reduction in N-Channel Transistors
|
PDF (718 KB)
-
-
Controlled threshold voltage of high-mobility Ge pMOSFETs with high-k/metal gate on epitaxial Ge films on Si substrates
|
PDF (438 KB)
-
Novel Silicon Surface Pre-Treatment (SSPT) Technique for CMOS Device Performance Boosting
|
PDF (768 KB)
-
Periphery Scaling Challenges for NVM
|
PDF (1630 KB)
-
High Charge Storage Characteristics of CeO
2 Nanocrystals for Novolatile Memory Applications |
PDF (1278 KB)
