Reconfigurable Computing and FPGA's, 2006. ReConFig 2006. IEEE International Conference on
Date 20-22 Sept. 2006
Filter Results
Displaying Results 1 - 25 of 50
-
[Front cover]
|
PDF (11 KB)
-
2006 IEEE International Conference on Reconfigurable Computing and FPGA's
|
PDF (22 KB)
-
Copyright page
|
PDF (20 KB)
-
Table of contents
|
PDF (2275 KB)
-
Organizing Committee
|
PDF (285 KB)
-
Program Committee
|
PDF (533 KB)
-
Preface
|
PDF (20 KB)
-
The Growing Complexity of FPGA CAD Tools
|
PDF (581 KB)
-
-
Reconfigurable Microkernel-based RTOS: Mechanisms and Methods for Run-Time Reconfiguration
|
PDF (154 KB)
-
-
-
A Block-Based Open Source Approach for a Reconfigurable Virtual Instrumentation Platform Using FPGA Technology
|
PDF (284 KB)
-
FASE: An Open Run-Time Reconfigurable FPGA Architecture for Tamper-Resistant and Secure Embedded Systems
|
PDF (540 KB)
-
-
Executing Algorithms for Dynamic Dataflow Reconfigurable Hardware -The Operators Protocol
|
PDF (292 KB)
-
-
-
A Physical Resource Management Approach to Minimizing FPGA Partial Reconfiguration Overhead
|
PDF (5969 KB)
-
-
Implementation of a Parallel Algorithm for Protein Pairwise Alignment Using Reconfigurable Computing
|
PDF (6835 KB)
-
Expediting GA-Based Evolution Using Group Testing Techniques for Reconfigurable Hardware
|
PDF (8300 KB)
-
Digital Hardware Architectures of Kohonen's Self Organizing Feature Maps with Exponential Neighboring Function
|
PDF (863 KB)
-
-
