[1991] Proceedings, Advanced Computer Technology, Reliable Systems and Applications

13-16 May 1991

Filter Results

Displaying Results 1 - 25 of 168
  • Data networking trends

    Publication Year: 1991, Page(s):1 - 8
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (278 KB)

    Summary form only given. In addition to the change from mainframe-dominated point-to-point networks, wide-area technology now offers a variety of transmission speeds and accommodates a variety of standards, all vendor independent. Technology trends and increased activity in the standards bodies allow the customer to select technology that can be offered from both private and public network provide... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • High level software engineering environments in high level synthesis of ASICs

    Publication Year: 1991
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (96 KB)

    Summary form only given. The use of a software engineering tool, the programming environment generator called CENTAUR, in the high-level synthesis of integrated circuits is described. How CENTAUR can be used in the IC design process is discussed. Also presented is how the VHDL (VHSIC hardware description language) standard fits into CENTAUR and, as an example, how the Ada genericity could be inclu... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Proceedings. Advanced Computer Technology, Reliable Systems and Applications. 5th Annual European Computer Conference CompEuro '91 (Cat. No.91CH3001-5)

    Publication Year: 1991
    Request permission for commercial reuse | PDF file iconPDF (26 KB)
    Freely Available from IEEE
  • Straightforward implementation of DSP algorithms on systolic arrays

    Publication Year: 1991, Page(s):378 - 383
    Cited by:  Papers (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (412 KB)

    The status of the work on a high-level synthesis framework able to automatically generate an optimal architecture that implements a generic digital signal processing (DSP) algorithm is reported. Defining class-oriented architectural synthesis environments seems to be the key point for an efficient silicon compilation. The synthesis system is limited only to DSP algorithms defined in local recursiv... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design methodology of mapping iterative algorithms on piecewise regular processor arrays

    Publication Year: 1991, Page(s):373 - 377
    Cited by:  Papers (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (400 KB)

    A systematic framework for mapping a class of iterative algorithms onto processor array architectures is presented. The iterative algorithm is directly mapped on the array without the requirement of transforming it into any intermediate form, such a uniform recurrent equation (URE). The principles of Lamport's coordinate method are used. The important subclass of algorithms known as weak single as... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • HARP: a VLIW RISC processor

    Publication Year: 1991, Page(s):368 - 372
    Cited by:  Papers (1)  |  Patents (31)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (364 KB)

    HARP, (the Hatfield RISC processor), is a reduced instruction set processor. The major aim of the HARP project is to develop a VLIW (very long instruction word) RISC (reduced instruction set computer) processor capable of a sustained instruction execution rate in excess of one instruction per cycle by the parallel execution of RISC-type instructions. Investigations to date support the hypothesis t... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Design and WSI layout for DBCube networks

    Publication Year: 1991, Page(s):363 - 367
    Cited by:  Papers (1)  |  Patents (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (320 KB)

    A class of hierarchical networks is proposed for multicomputer implementation with VLSI and wafer scale integration (VLSI/WSI). These networks are called De Bruijn cubes (DBcubes), which use hypercube topology as a basic cluster and connects different clusters with a De Bruijn graph. The nodes are exactly identical, and the network can be easily extended to a larger size. The cube topology for loc... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A decentral media access protocol for mobile computer communications

    Publication Year: 1991, Page(s):263 - 267
    Cited by:  Papers (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (396 KB)

    Presents a new media access protocol called AC/ID (Access Control with Interference Detection), which is based on combining time-division multiple-access (TDMA) slot reservation with special interference detection that is especially suited to microwave radio channel behavior. It is shown that the adaptation of carrier sensing techniques using special measurement hardware is worth the effort. The p... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A signalling system for multiprocessors

    Publication Year: 1991, Page(s):358 - 362
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (464 KB)

    The main functions and the architecture for a general-purpose signaling subsystem (for a shared memory, common bus multiprocessor) suitable for a VLSI implementation are presented. The performance of the subsystem for different load conditions has been evaluated by means of simulations. Simulation results show that, according to the steady-state analysis, the bus usage remains low at all clock fre... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Naming in OSI: distinguished names or object identifiers?

    Publication Year: 1991, Page(s):258 - 262
    Cited by:  Patents (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (472 KB)

    Two identification schemes are introduced that are largely used in the OSI world, and increasingly accepted in the broader telecommunications world: distinguished names and object identifiers. It is shown that the former scheme is flexible and powerful enough to satisfy the naming needs of a worldwide network, while the latter can address some special requirements in particular cases. A solution i... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • QUEST: a system for module selection and design optimization under multiple constraints

    Publication Year: 1991, Page(s):516 - 520
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (348 KB)

    A system is presented that aids the selection of appropriate cells from a standard cell library that satisfies a set of area and delay constraints. The system has a well-integrated area and delay estimator that are very closely coupled with the selection process. Both combinational and sequential logic described hierarchically are handled by the system. A library-based area optimization technique ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An efficient hardwired router for a 3D-mesh interconnection network

    Publication Year: 1991, Page(s):353 - 357
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (376 KB)

    A routing circuit for massively parallel message-passing architectures is presented. This circuit meets the area requirements of a monochip processing element and is time-efficient. It implements a new routing algorithm, forced routing. It is shown that the forced routing algorithm may be hardwired in less than a 10 mm2 circuit in a CMOS 1.2 μm process. Several design choices are dis... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Time complexity evaluation of algorithms for the Hough transform on mesh connected computers

    Publication Year: 1991, Page(s):253 - 257
    Cited by:  Papers (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (456 KB)

    The problem of evaluating the time complexity of parallel algorithms for the Hough transform (HT) is addressed. A possible method of analysing several proposals in the literature is presented, referring to different implementations of algorithms on mesh-connected computers. The methodology is based on some assumptions which are motivated by memory and architectural constraints of the HT implementa... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Integrating knowledge-based systems and neural networks for navigational tasks

    Publication Year: 1991, Page(s):652 - 656
    Cited by:  Papers (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (416 KB)

    The MONSTER project (Models of Neural-Symbolic Techniques for Extendable Robots) is presented. The project focuses on inherent problems in developing an adaptive system for navigational tasks. The proposed architecture is based on both explicit (symbolic) knowledge of the environment and implicit knowledge encoded in the connections of neural networks. An overview is presented of the current state... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Processor allocation in parallel systems

    Publication Year: 1991, Page(s):133 - 137
    Cited by:  Patents (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (292 KB)

    A methodology for the evaluation of the effectiveness of processor allocation in parallel system is introduced. In the methodology, different allocation policies are compared, and an estimate of processor utilization is obtained. The estimate, obtained prior to executing the program itself, is very important in many respects. For example, a programmer who has a rough description of the program he ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A novel machine learning algorithm and its use in the modelling and simulation of dynamical systems

    Publication Year: 1991, Page(s):860 - 864
    Cited by:  Papers (8)  |  Patents (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (320 KB)

    A machine learning method, suitable for applications in domains involving complex nonlinear systems, is presented. The learning algorithm is used to construct a kind of associative memory which features a sophisticated local interpolation scheme and fast searching algorithms. Experiments with the implemented algorithm in the acquisition of the dynamics model for the well-known pole-balancing syste... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Formal verification of design correctness of sequential circuits based on theorem provers

    Publication Year: 1991, Page(s):322 - 326
    Cited by:  Papers (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (416 KB)

    After a presentation of alternative time modeling techniques, the description techniques available in OTTER, a first-order logic proof environment at the different abstraction levels are presented. A discussion is presented of the methodology envisaged for the proof of correctness and its implementation in OTTER depending on the circuit characteristics and on the reasoning technique. Some experime... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • The UNICAD Library Manager

    Publication Year: 1991, Page(s):512 - 515
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (388 KB)

    A system is presented which adds design management capabilities to an existing CAD environment composed of both internally developed and externally acquired tools. The Library Manager is composed of a set of services provided to CAD tools and to end users; tools may be either encapsulated or modified to make use of the services. Motivations for choices made in the implementation are justified by t... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Silicon compilation of neural networks

    Publication Year: 1991, Page(s):541 - 546
    Cited by:  Papers (3)  |  Patents (5)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (512 KB)

    The aim of PYGMALION, a neural network programming environment, is to fully integrate the silicon compiler with the programming environment. Neural networks written in PYGMALION's nC network specification language translate either to binary (for simulation) or silicon (for hardware). The silicon compilation project is described. It comprises three major parts: the PYGMALION programming environment... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Evolution and trends of HDTV

    Publication Year: 1991, Page(s):155 - 163
    Cited by:  Papers (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (680 KB)

    The evolution of scientific activity related to HDTV is summarized from its first steps to the present and future situation. The problems connected to the definition of HDTV standards are examined, and an overview of the programs of the main international standards bodies (CCIR, CCITT) is given. The HDTV systems already realized and the most important projects regarding HDTV, which include MUSE, H... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • RISC architecture trends

    Publication Year: 1991, Page(s):345 - 352
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (576 KB)

    RISC (reduced instruction set computer) architecture is now widely accepted as a means for achieving high performance with microprocessor technology. The first generation of RISC systems offers almost three times higher performance than their CISC (complex instruction set computer) counterparts using similar technology and machine organization. Continuing advances in semiconductor technology allow... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Mapping the generalized Hough transform on a mesh connected computer

    Publication Year: 1991, Page(s):248 - 252
    Cited by:  Papers (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (548 KB)

    The computational complexity of the generalized Hough transform (GHT) on a mesh-connected computer (MCC) is analyzed, and a practical algorithm is given for bidimensional shape recognition which is useful in any real situation, not just in the asymptotic case. The problem of shape detection is introduced, along with a description of the generalized Hough transform. Mapping such a transform onto a ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A neurointelligence: cerebral asymmetry and neurocomputing

    Publication Year: 1991, Page(s):647 - 651
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (284 KB)

    The development of new types of neurocomputers requires using the `gestalt' form representation of input patterns as well as a deeper knowledge of the specifics of the functioning of the brain (memory, understanding of multisignificance images, cerebral asymmetry mechanisms, etc.). The way in which the formal representation functions in the right hemisphere for understanding images (pictures) and ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Load balancing in distributed memory multiprocessors

    Publication Year: 1991, Page(s):131 - 132
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (212 KB)

    It is argued that multiuser distributed memory multiprocessors with dynamic mapping of the application onto the hardware structure are needed to make available the advantages of this type of architecture to a wider user community. It is shown, based on an abstract model, that such architectures may be used efficiently. It is also shown that future developments in interconnection hardware will allo... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An experimental comparison of different approaches to ROM BIST

    Publication Year: 1991, Page(s):567 - 571
    Cited by:  Papers (6)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (336 KB)

    The issue of ROM testing in VLSI circuits is examined. The BIST (built-in-self-test) solution overcomes controllability and observability difficulties which represent the limits of conventional ATPGs (automatic test pattern generators) and becomes particularly suitable for deeply embedded ROMs. The classical approach is studied, and a novel solution which tries to minimize the masking effect of fa... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.