By Topic

IEEE Transactions on Circuits and Systems

Issue 12 • December 1975

Filter Results

Displaying Results 1 - 9 of 9
  • Comments on "Transfer Function Synthesis using a Current Conveyor

    Publication Year: 1975, Page(s): 960
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (118 KB)

    First Page of the Article
    View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Computation of delay time sensitivities for use in time domain optimization

    Publication Year: 1975, Page(s):910 - 920
    Cited by:  Papers (20)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1096 KB)

    Although the adjoint approach to sensitivity computation is generally regarded as the most efficient means for computing sensitivities, its utility appeared to be limited for use in computing sensitivities in certain situations. One of these situations is the computation of the sensitivity of switching circuit delay times to the designable parameters. Here, the concept of an event functional is de... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Further remarks on injection locking

    Publication Year: 1975, Page(s):960 - 962
    Cited by:  Papers (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (320 KB)

    There are two topics covered here. First, asymmetrical locking properties of an injection-locked oscillator (ILO) are dealt with. It is shown that these properties can be partly explained by the asymmetry in the phase response of the oscillator tuned circuit. Second, the Shaw-Stover's locking figure of merit is briefly discussed. A general expression for the said figure is given. It can be used fo... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • New recursive digital filter structures having very low sensitivity and roundoff noise

    Publication Year: 1975, Page(s):921 - 927
    Cited by:  Papers (114)  |  Patents (4)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (800 KB)

    For poles close to the unit circle and near z = 1 , the usual realizations of recursive or IIR digital filters are highly sensitive to the coefficient quantization and have large roundoff noise. As the sampling rate is increased the poles approach z = 1 and the problems become more severe. For these situations several ne... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Floating-point coefficient sensitivity and roundoff noise of recursive digital filters realized in ladder structures

    Publication Year: 1975, Page(s):927 - 936
    Cited by:  Papers (14)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1040 KB)

    Coefficient sensitivity and roundoff error with floatingpoint rounding have been investigated for several digital ladder filter structures. It is found that in all the cases studied, the ladder structures first proposed by Fettweis show a much lower coefficient sensitivity. In this paper, a hybrid cascade structure is proposed and synthesized. Its coefficient sensitivity is found to be between a c... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • A modified novel frequency multiplication technique

    Publication Year: 1975, Page(s):954 - 959
    Cited by:  Papers (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (608 KB)

    Recently, Langham proposed an original technique for frequency multiplication. His circuit uses two oscillators and a simple digital processor. One of the oscillators serves for measuring the period of the input waveform, the other determines the period of the output waveform. The multiplication factor of this frequency multiplier is equal to the ratio of the frequencies of the two oscillators. Th... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Synthesis of resistive networks from third-order paramount matrices

    Publication Year: 1975, Page(s):937 - 943
    Cited by:  Papers (5)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (760 KB)

    A new resistive 3-port network configuration capable of realizing any given third-order real symmetric paramount matrix is given. All the edge conductances are explicitly expressed in terms of the entries of the given matrix obviating matrix inversion at any stage of the calculation of the edge conductance values. Also all kinds of degeneracies are taken care of by the explicit formulas given for ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • On the frequency weighted least-square design of finite duration filters

    Publication Year: 1975, Page(s):943 - 953
    Cited by:  Papers (43)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1208 KB)

    The frequency weighted least-square design of finiteduration filters, in one and two dimensions, continuous and discrete is considered. Some new theoretical results and some practical design techniques for conventional and unconventional filters are presented. In some cases optimum discrete filters can be found conveniently by matrix inversion. In many cases a simple, iterative approximation techn... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • MOTIS-An MOS timing simulator

    Publication Year: 1975, Page(s):901 - 910
    Cited by:  Papers (192)  |  Patents (8)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1192 KB)

    A new circuit simulator is described which combines the gate-to-gate signal propagation technique used in logic simulators with detailed device representation and circuit analysis at the gate level. MOTIS is specialized for analyses of MOS logic circuits during the prelayout and postlayout phases of a design. The device modeling takes account of the back-gate bias effects and the bidirectionality ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.