IEEE.org| IEEE Xplore Digital Library| IEEE Standards| IEEE Spectrum| More Sites

Cart (Loading....) | Create Account | Sign In

Author Search^beta | Advanced Search | Preferences | | More Search Options

Browse Conference Publications > Computer-Aided Design, 1988. I ...

Computer-Aided Design, 1988. ICCAD-88. Digest of Technical Papers., IEEE International Conference on

| Create Account

IEEE Account

Change Username/Password
Update Address

Purchase Details

Payment Options
Order History
Access Purchased Documents

Profile Information

Communications Preferences
Profession and Education
Technical Interests

Need Help?

US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060
Contact & Support

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Please enter a valid username or password.

For Institutional Users:

More Search Options

Computer-Aided Design, 1988. ICCAD-88. Digest of Technical Papers., IEEE International Conference on

Date 7-10 Nov. 1988

Quick Links

Filter Results

You have selected:

You have selected:

Title History

Evaluation and improvement of Boolean comparison method based on binary decision diagrams

Logic verification using binary decision diagrams in a logic synthesis environment

BEATNP: a tool for partitioning Boolean networks

An efficient macromodeling approach for statistical IC process design

iEDISON: an interactive statistical design tool for MOS VLSI circuits

An efficient method for circuit sensitivity calculation using piecewise linear waveform models

Codar: a congestion-directed general area router

Carioca-A 'smart' and flexible switch-box router

A detailed router based on simulated evolution

Automatic synthesis of a multi-bus architecture for DSP

Area-time model for synthesis of non-pipelined designs

Constrained conditional resource sharing in pipeline synthesis

Combining event and data-flow graphs in behavioral synthesis

Bisim: a simulator for custom ECL circuits

XPSim: a MOS VLSI simulator

A tabular macromodeling approach to fast timing simulation including parasitics

CMOS inverter delay and other formulas using alpha -power law MOS model

Over-the-cell channel routing

Net characterization based channel router: FT router

MulCh: a multi-layer channel router using one, two, and three layer partitions

Performance enhancements in BOLD using 'implications'

Don't cares and global flow analysis of Boolean networks

Improved logic optimization using global flow analysis

A modified approach to two-level logic minimization

CODECS: a fixed mixed-level device and circuit simulator

IEEE Account

Purchase Details

Profile Information

Need Help?