IEEE.org| IEEE Xplore Digital Library| IEEE Standards| IEEE Spectrum| More Sites

Cart (Loading....) | Create Account | Sign In

Author Search^beta | Advanced Search | Preferences | | More Search Options

Browse Conference Publications > Computer Architecture, 1988. C ...

Computer Architecture, 1988. Conference Proceedings. 15th Annual International Symposium on

| Create Account

IEEE Account

Change Username/Password
Update Address

Purchase Details

Payment Options
Order History
Access Purchased Documents

Profile Information

Communications Preferences
Profession and Education
Technical Interests

Need Help?

US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060
Contact & Support

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Please enter a valid username or password.

For Institutional Users:

More Search Options

Computer Architecture, 1988. Conference Proceedings. 15th Annual International Symposium on

Date May 30 1988-June 2 1988

Quick Links

Filter Results

You have selected:

You have selected:

You have selected:

Title History

15th Annual International Symposium on Computer Architecture. Conference Proceedings (Cat. No.88CH2545-2)

A kernel-independent, pipelined architecture for real-time 2-D convolution

Analysis of bus hierarchies for multiprocessors

Priority-driven, preemptive I/O controllers for real-time systems

Cache performance of vector processors

Exploiting parallel microprocessor microarchitectures with a compiler code generator

A simulation study of two-level caches

Analysis of memory referencing behavior for design of local memories

An evaluation of directory schemes for cache coherence

Trade-offs between devices and paths in achieving disk interleaving

Impulse: a high performance processing unit for multiprocessors for scientific calculation

Regular CC-banyan networks

Hyperswitch network for the hypercube computer

Performance evaluation of on-chip register and cache organizations

Performance tradeoffs in cache design

A characterization of sharing in parallel programs and its application to coherency protocol evaluation

Exploiting bit level concurrency in real-time geometric feature extractions

Critical issues in mapping neural networks on message-passing multicomputers

The Wisconsin Multicube: a new large-scale cache-coherent multiprocessor

Traffic analysis of rectangular SW-banyan networks

Design and performance of special purpose hardware for Time Warp

A cache-based message passing scheme for a shared-bus multiprocessor

Toward a dataflow/von Neumann hybrid architecture

The White Dwarf: a high-performance application-specific processor

A bit-plane architecture for optical computing with two-dimensional symbolic substitution

IEEE Account

Purchase Details

Profile Information

Need Help?