IEEE.org| IEEE Xplore Digital Library| IEEE Standards| IEEE Spectrum| More Sites

Cart (Loading....) | Create Account | Sign In

Author Search^beta | Advanced Search | Preferences | | More Search Options

Browse Conference Publications > Application of Concurrency to ...

Application of Concurrency to System Design, 2006. ACSD 2006. Sixth International Conference on

| Create Account

IEEE Account

Change Username/Password
Update Address

Purchase Details

Payment Options
Order History
Access Purchased Documents

Profile Information

Communications Preferences
Profession and Education
Technical Interests

Need Help?

US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060
Contact & Support

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Please enter a valid username or password.

For Institutional Users:

More Search Options

Application of Concurrency to System Design, 2006. ACSD 2006. Sixth International Conference on

Date 28-30 June 2006

Quick Links

Filter Results

You have selected:

You have selected:

You have selected:

Title History

Sixth International Conference on Application of Concurrency to System Design - Cover

Sixth International Conference on Application of Concurrency to System Design - Title Page

Sixth International Conference on Application of Concurrency to System Design - Copyright

Sixth International Conference on Application of Concurrency to System Design - Table of contents

Foreword

Conference Organizers and Steering Committee

Program Committee

Referees

Simulation and Verification of Asynchronous Systems by means of a Synchronous Model

Communicating with Synchronized Environments

Throughput Analysis of Synchronous Data Flow Graphs

On process-algebraic verification of asynchronous circuits

On the Complexity of Consistency and Complete State Coding for Signal Transition Graphs

Resolution of Encoding Conflicts by Signal Insertion and Concurrency Reduction Based on STG Unfoldings

Schedulability Analysis of Petri Nets Based on Structural Properties

High-level Synthesis for Highly Concurrent Hardware Systems

Extended Timed Automata and Time Petri Nets

In this work, we propose two translations: one from extended

On-the-fly TCTL model checking for Time Petri Nets using state class graphs

Strategies for Optimised STG Decomposition

Minimal Counterexamples in O(n log n) Memory and O(n^2) Time

Verifying Stochastic Well-formed Nets with CSL Model-Checking Tools

Modelling Mobility with UML2.0 and PEPA Nets

Models of Computation for Networks on Chip

Modelling and verification of authentication using enhanced net semantics of SPL (Security Protocol Language)

IEEE Account

Purchase Details

Profile Information

Need Help?