Emerging VLSI Technologies and Architectures, 2006. IEEE Computer Society Annual Symposium on
Date 2-3 March 2006
Filter Results
Displaying Results 1 - 25 of 94
-
IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures - Front Cover
|
PDF (70 KB)
-
IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures - Title Page
|
PDF (61 KB)
-
IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures
|
PDF (46 KB)
-
IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures - Table of contents
|
PDF (80 KB)
-
Message from the General and Program Chairs
|
PDF (46 KB)
-
Symposium committees
|
PDF (45 KB)
-
Advanced Channel Decoding Algorithms and Their Implementation for Future Communication Systems
|
PDF (78 KB)
-
Multiprocessor Systems-on-Chips
|
PDF (71 KB)
-
-
Enhanced dual strategy based VLSI architecture for computing pseudo inverse of channel matrix in a MIMO wireless system
|
PDF (248 KB)
-
-
VLSI design exchange with intellectual property protection in FPGA environment using both secret and public-key cryptography
|
PDF (224 KB)
-
Metal fix and power network repair for SOC
|
PDF (186 KB)
-
-
-
An integer linear programming based approach to simultaneous memory space partitioning and data allocation for chip multiprocessors
|
PDF (306 KB)
-
-
-
Synthesis of pipelined SRSL circuits
|
PDF (297 KB)
-
An efficient hardware implementation of a self-adaptable equalizer for WCDMA downlink UMTS standard
|
PDF (233 KB)
-
Autonomous realization of Boeing/JPL sensor electronics based on reconfigurable system-on-chip technology
|
PDF (246 KB)
-
-
New 2-dimensional partial dynamic reconfiguration techniques for real-time adaptive microelectronic circuits
|
PDF (550 KB)
-
-
QUKU: a two-level reconfigurable architecture
|
PDF (206 KB)
