IEEE.org| IEEE Xplore Digital Library| IEEE Standards| IEEE Spectrum| More Sites

Cart (Loading....) | Create Account | Sign In

Author Search^beta | Advanced Search | Preferences | | More Search Options

Browse Conference Publications > Computer-Aided Design, 2005. I ...

Computer-Aided Design, 2005. ICCAD-2005. IEEE/ACM International Conference on

| Create Account

IEEE Account

Change Username/Password
Update Address

Purchase Details

Payment Options
Order History
Access Purchased Documents

Profile Information

Communications Preferences
Profession and Education
Technical Interests

Need Help?

US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060
Contact & Support

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Please enter a valid username or password.

For Institutional Users:

More Search Options

Computer-Aided Design, 2005. ICCAD-2005. IEEE/ACM International Conference on

Date 10-10 Nov. 2005

Quick Links

Filter Results

You have selected:

You have selected:

You have selected:

Title History

ICCAD-2005 International Conference on Computer Aided Design (IEEE Cat. No. 05CH37700)

Table of contents

Session 1A - Memory and arithmetic optimizations

Storage assignment during high-level synthesis for configurable architectures

Performance-driven read-after-write dependencies softening in high-level synthesis

An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications

Session 1B - Design manufacturing interaction

FPGA device and architecture evaluation considering process variations

Via-configurable routing architectures and fast design mappability estimation for regular fabrics

SPIDER: simultaneous post-layout IR-drop and metal density enhancement with redundant fill

Session 1C - Detailed placement

Computational geometry based placement migration

An efficient and effective detailed placement algorithm

Post-placement rewiring and rebuffering by exhaustive search for functional symmetries

Wirelength optimization by optimal block orientation

Session 1D - Digital, analog and RF test

Parametric test development for RF circuits targeting physical fault locations and using specification-based fault definitions

Response shaper: a novel technique to enhance unknown tolerance for output response compaction

Test planning for the effective utilization of port-scalable testers for heterogeneous core-based SOCs

A cocktail approach on random access scan toward low power and high efficiency test

A statistical study of the effectiveness of BIST jitter measurement techniques

Session 2A - Embedded turorial: design trends

The circuit design of the synergistic processor element of a CELL processor

Adaptive designs for power and thermal optimization

Digital RF processor (DRP™) for cellular phones

IEEE Account

Purchase Details

Profile Information

Need Help?