IEEE.org| IEEE Xplore Digital Library| IEEE Standards| IEEE Spectrum| More Sites

Cart (Loading....) | Create Account | Sign In

Author Search^beta | Advanced Search | Preferences | | More Search Options

Browse Conference Publications > High Performance Interconnects ...

High Performance Interconnects, 2005. Proceedings. 13th Symposium on

| Create Account

IEEE Account

Change Username/Password
Update Address

Purchase Details

Payment Options
Order History
Access Purchased Documents

Profile Information

Communications Preferences
Profession and Education
Technical Interests

Need Help?

US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060
Contact & Support

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Please enter a valid username or password.

For Institutional Users:

More Search Options

High Performance Interconnects, 2005. Proceedings. 13th Symposium on

Date 17-19 Aug. 2005

Quick Links

Filter Results

You have selected:

You have selected:

You have selected:

Title History

Proceedings. 13th Symposium on High Performance Interconnects

13th Symposium on High Performance Interconnects - Title Page

13th Symposium on High Performance Interconnects - Copyright Page

13th Symposium on High Performance Interconnects - Table of contents

General Chairs Message

Message from the Program Co-Chairs

Committees

Using the open network lab

Quality of service in global grid computing

Internet infrastructure security

High-speed networking: a systematic approach to high-bandwidth low-latency communications

Challenges in building a flat-bandwidth memory hierarchy for a large-scale computer with proximity communication

Optimised global reduction on QsNet^II

Control path implementation for a low-latency optical HPC switch

Breaking the connection: RDMA deconstructed

Can memory-less network adapters benefit next-generation infiniband systems?

Initial performance evaluation of the Cray SeaStar interconnect

Performance characterization of a 10-Gigabit Ethernet TOE

Hybrid cache architecture for high speed packet processing

High-speed and low-power network search engine using adaptive block-selection scheme

Design and implementation of a content-aware switch using a network processor

Impact of grid computing on network operators and HW vendors

A scalable switch for service guarantees

Design of randomized multichannel packet storage for high performance routers

Addressing queuing bottlenecks at high speeds

IEEE Account

Purchase Details

Profile Information

Need Help?

Please enter a valid username or password.

For Institutional Users:

More Search Options

High Performance Interconnects, 2005. Proceedings. 13th Symposium on

Date 17-19 Aug. 2005

Quick Links

Filter Results

You have selected:

You have selected:

You have selected:

Title History

Proceedings. 13th Symposium on High Performance Interconnects

13th Symposium on High Performance Interconnects - Title Page

13th Symposium on High Performance Interconnects - Copyright Page

13th Symposium on High Performance Interconnects - Table of contents

General Chairs&#146; Message

Message from the Program Co-Chairs

Committees

IEEE Account

Purchase Details

Profile Information

Need Help?

General Chairs Message