IEEE.org| IEEE Xplore Digital Library| IEEE Standards| IEEE Spectrum| More Sites

Cart (Loading....) | Create Account | Sign In

Author Search^beta | Advanced Search | Preferences | | More Search Options

Browse Conference Publications > Application Specific Array Pro ...

Application Specific Array Processors, 1994. Proceedings. International Conference on

| Create Account

IEEE Account

Change Username/Password
Update Address

Purchase Details

Payment Options
Order History
Access Purchased Documents

Profile Information

Communications Preferences
Profession and Education
Technical Interests

Need Help?

US & Canada: +1 800 678 4333
Worldwide: +1 732 981 0060
Contact & Support

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.

Please enter a valid username or password.

For Institutional Users:

More Search Options

Application Specific Array Processors, 1994. Proceedings. International Conference on

Date 22-24 Aug. 1994

Quick Links

Filter Results

You have selected:

You have selected:

Title History

On the injectivity of modular mappings

Proceedings of IEEE International Conference on Application Specific Array Processors (ASSAP'94)

Designing systolic arrays for integer GCD computation

A variable-precision interval arithmetic processor

A fast pipelined FFT unit

Analog VLSI arrays for morphological image processing

Data alignment of loop nests without nonlocal communications

A scalable bit-sequential SIMD array for nearest-neighbor classification using the city-block metric

A dynamically reconfigurable wavefront array architecture for evaluation of expressions

A data path array with shared memory as core of a high performance DSP

Distributed control synthesis for data-dependent iterative algorithms

A systolic array for 2-D DFT and 2-D DCT

Minimizing memory requirements in rate-optimal schedules

Parallel processing of complex data using quaternion and pseudo-quaternion CORDIC algorithms

Constant-time triangulation problems on reconfigurable meshes

Optimal synthesis of application specific heterogeneous pipelined multiprocessors

Behavioral synthesis of high performance, low cost, and low power application specific processors for linear computations

Optimal mapping of systolic algorithms by regular instruction shifts

Synthesis of a class of data format converters with specified delays

A processor for calorimetry at the Large Hadron Collider in the FERMI project

A parallel system for photo realistic artificial scene rendering

Data compiling for systems of affine recurrence equations

Register transfer modeling and simulation for array processors

A parallel DSP-based neural network emulator with CMOS VLSI packet switching hardware

Architectures for lattice structure based orthonormal discrete wavelet transforms

IEEE Account

Purchase Details

Profile Information

Need Help?