By Topic

Substrate noise issues in mixed-signal chip designs using Spice

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
R. Singh ; Newcastle upon Tyne Univ., UK ; S. Sali

As digital clocking frequencies continue to increase, substrate noise is fast becoming a critical issue for mixed-signal chip designers. However, current methods for directly modelling the noise in realistically-large Spice designs are impractical, due to numerical instabilities. In this paper, partial modelling of the substrate is introduced and shown to be an efficient and viable approach. The technique is validated using a testbed circuit. Commonly-used noise-reduction schemes are briefly compared and P+ guard-rings are used to reduce the noise in an example circuit

Published in:

Electromagnetic Compatibility, 1997. 10th International Conference on (Conf. Publ. No. 445)

Date of Conference:

1-3 Sep 1997